~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml (Version linux-6.12-rc7) and /Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml (Version linux-4.19.323)


  1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-    
  2 %YAML 1.2                                         
  3 ---                                               
  4 $id: http://devicetree.org/schemas/clock/nvidi    
  5 $schema: http://devicetree.org/meta-schemas/co    
  6                                                   
  7 title: NVIDIA Tegra Clock and Reset Controller    
  8                                                   
  9 maintainers:                                      
 10   - Jon Hunter <jonathanh@nvidia.com>              
 11   - Thierry Reding <thierry.reding@gmail.com>      
 12                                                   
 13 description: |                                    
 14   The Clock and Reset (CAR) is the HW module r    
 15   Tegra's clocks, and setting their rates. It     
 16                                                   
 17   CLKGEN provides the registers to program the    
 18   the clock source programming and most of the    
 19                                                   
 20   CLKGEN input signals include the external cl    
 21   (12 MHz, 26 MHz) and the external clock for     
 22                                                   
 23   Outputs from CLKGEN are inputs clock of the     
 24                                                   
 25   RSTGEN provides the registers needed to cont    
 26   the Tegra system.                               
 27                                                   
 28 properties:                                       
 29   compatible:                                     
 30     enum:                                         
 31       - nvidia,tegra20-car                        
 32       - nvidia,tegra30-car                        
 33       - nvidia,tegra114-car                       
 34       - nvidia,tegra210-car                       
 35                                                   
 36   reg:                                            
 37     maxItems: 1                                   
 38                                                   
 39   '#clock-cells':                                 
 40     const: 1                                      
 41                                                   
 42   "#reset-cells":                                 
 43     const: 1                                      
 44                                                   
 45 patternProperties:                                
 46   "^(sclk)|(pll-[cem])$":                         
 47     type: object                                  
 48     properties:                                   
 49       compatible:                                 
 50         enum:                                     
 51           - nvidia,tegra20-sclk                   
 52           - nvidia,tegra30-sclk                   
 53           - nvidia,tegra30-pllc                   
 54           - nvidia,tegra30-plle                   
 55           - nvidia,tegra30-pllm                   
 56                                                   
 57       operating-points-v2: true                   
 58                                                   
 59       clocks:                                     
 60         items:                                    
 61           - description: node's clock             
 62                                                   
 63       power-domains:                              
 64         maxItems: 1                               
 65         description: phandle to the core SoC p    
 66                                                   
 67     required:                                     
 68       - compatible                                
 69       - operating-points-v2                       
 70       - clocks                                    
 71       - power-domains                             
 72                                                   
 73     additionalProperties: false                   
 74                                                   
 75 required:                                         
 76   - compatible                                    
 77   - reg                                           
 78   - '#clock-cells'                                
 79   - "#reset-cells"                                
 80                                                   
 81 additionalProperties: false                       
 82                                                   
 83 examples:                                         
 84   - |                                             
 85     #include <dt-bindings/clock/tegra20-car.h>    
 86                                                   
 87     car: clock-controller@60006000 {              
 88         compatible = "nvidia,tegra20-car";        
 89         reg = <0x60006000 0x1000>;                
 90         #clock-cells = <1>;                       
 91         #reset-cells = <1>;                       
 92                                                   
 93         sclk {                                    
 94             compatible = "nvidia,tegra20-sclk"    
 95             operating-points-v2 = <&opp_table>    
 96             clocks = <&tegra_car TEGRA20_CLK_S    
 97             power-domains = <&domain>;            
 98         };                                        
 99     };                                            
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php