1 Device Tree Clock bindings for arch-vt8500 1 Device Tree Clock bindings for arch-vt8500
2 2
3 This binding uses the common clock binding[1]. 3 This binding uses the common clock binding[1].
4 4
5 [1] Documentation/devicetree/bindings/clock/cl 5 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
6 6
7 Required properties: 7 Required properties:
8 - compatible : shall be one of the following: 8 - compatible : shall be one of the following:
9 "via,vt8500-pll-clock" - for a VT8500/ 9 "via,vt8500-pll-clock" - for a VT8500/WM8505 PLL clock
10 "wm,wm8650-pll-clock" - for a WM8650 P 10 "wm,wm8650-pll-clock" - for a WM8650 PLL clock
11 "wm,wm8750-pll-clock" - for a WM8750 P <<
12 "wm,wm8850-pll-clock" - for a WM8850 P <<
13 "via,vt8500-device-clock" - for a VT/W 11 "via,vt8500-device-clock" - for a VT/WM device clock
14 12
15 Required properties for PLL clocks: 13 Required properties for PLL clocks:
16 - reg : shall be the control register offset f 14 - reg : shall be the control register offset from PMC base for the pll clock.
17 - clocks : shall be the input parent clock pha 15 - clocks : shall be the input parent clock phandle for the clock. This should
18 be the reference clock. 16 be the reference clock.
19 - #clock-cells : from common clock binding; sh 17 - #clock-cells : from common clock binding; shall be set to 0.
20 18
21 Required properties for device clocks: 19 Required properties for device clocks:
22 - clocks : shall be the input parent clock pha 20 - clocks : shall be the input parent clock phandle for the clock. This should
23 be a pll output. 21 be a pll output.
24 - #clock-cells : from common clock binding; sh 22 - #clock-cells : from common clock binding; shall be set to 0.
25 23
26 24
27 Device Clocks 25 Device Clocks
28 26
29 Device clocks are required to have one or both 27 Device clocks are required to have one or both of the following sets of
30 properties: 28 properties:
31 29
32 30
33 Gated device clocks: 31 Gated device clocks:
34 32
35 Required properties: 33 Required properties:
36 - enable-reg : shall be the register offset fr 34 - enable-reg : shall be the register offset from PMC base for the enable
37 register. 35 register.
38 - enable-bit : shall be the bit within enable- 36 - enable-bit : shall be the bit within enable-reg to enable/disable the clock.
39 37
40 38
41 Divisor device clocks: 39 Divisor device clocks:
42 40
43 Required property: 41 Required property:
44 - divisor-reg : shall be the register offset f 42 - divisor-reg : shall be the register offset from PMC base for the divisor
45 register. 43 register.
46 Optional property: 44 Optional property:
47 - divisor-mask : shall be the mask for the div 45 - divisor-mask : shall be the mask for the divisor register. Defaults to 0x1f
48 if not specified. 46 if not specified.
49 47
50 48
51 For example: 49 For example:
52 50
53 ref25: ref25M { 51 ref25: ref25M {
54 #clock-cells = <0>; 52 #clock-cells = <0>;
55 compatible = "fixed-clock"; 53 compatible = "fixed-clock";
56 clock-frequency = <25000000>; 54 clock-frequency = <25000000>;
57 }; 55 };
58 56
59 plla: plla { 57 plla: plla {
60 #clock-cells = <0>; 58 #clock-cells = <0>;
61 compatible = "wm,wm8650-pll-clock"; 59 compatible = "wm,wm8650-pll-clock";
62 clocks = <&ref25>; 60 clocks = <&ref25>;
63 reg = <0x200>; 61 reg = <0x200>;
64 }; 62 };
65 63
66 sdhc: sdhc { 64 sdhc: sdhc {
67 #clock-cells = <0>; 65 #clock-cells = <0>;
68 compatible = "via,vt8500-device-clock" 66 compatible = "via,vt8500-device-clock";
69 clocks = <&pllb>; 67 clocks = <&pllb>;
70 divisor-reg = <0x328>; 68 divisor-reg = <0x328>;
71 divisor-mask = <0x3f>; 69 divisor-mask = <0x3f>;
72 enable-reg = <0x254>; 70 enable-reg = <0x254>;
73 enable-bit = <18>; 71 enable-bit = <18>;
74 }; 72 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.