~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/cpufreq/cpufreq-mediatek-hw.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/cpufreq/cpufreq-mediatek-hw.yaml (Version linux-6.12-rc7) and /Documentation/devicetree/bindings/cpufreq/cpufreq-mediatek-hw.yaml (Version linux-6.3.13)


  1 # SPDX-License-Identifier: (GPL-2.0-only OR BS      1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2                                           2 %YAML 1.2
  3 ---                                                 3 ---
  4 $id: http://devicetree.org/schemas/cpufreq/cpu      4 $id: http://devicetree.org/schemas/cpufreq/cpufreq-mediatek-hw.yaml#
  5 $schema: http://devicetree.org/meta-schemas/co      5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6                                                     6 
  7 title: MediaTek's CPUFREQ                           7 title: MediaTek's CPUFREQ
  8                                                     8 
  9 maintainers:                                        9 maintainers:
 10   - Hector Yuan <hector.yuan@mediatek.com>          10   - Hector Yuan <hector.yuan@mediatek.com>
 11                                                    11 
 12 description:                                       12 description:
 13   CPUFREQ HW is a hardware engine used by Medi     13   CPUFREQ HW is a hardware engine used by MediaTek SoCs to
 14   manage frequency in hardware. It is capable      14   manage frequency in hardware. It is capable of controlling
 15   frequency for multiple clusters.                 15   frequency for multiple clusters.
 16                                                    16 
 17 properties:                                        17 properties:
 18   compatible:                                      18   compatible:
 19     const: mediatek,cpufreq-hw                     19     const: mediatek,cpufreq-hw
 20                                                    20 
 21   reg:                                             21   reg:
 22     minItems: 1                                    22     minItems: 1
 23     maxItems: 2                                    23     maxItems: 2
 24     description:                                   24     description:
 25       Addresses and sizes for the memory of th     25       Addresses and sizes for the memory of the HW bases in
 26       each frequency domain. Each entry corres     26       each frequency domain. Each entry corresponds to
 27       a register bank for each frequency domai     27       a register bank for each frequency domain present.
 28                                                    28 
 29   "#performance-domain-cells":                     29   "#performance-domain-cells":
 30     description:                                   30     description:
 31       Number of cells in a performance domain      31       Number of cells in a performance domain specifier.
 32       Set const to 1 here for nodes providing      32       Set const to 1 here for nodes providing multiple
 33       performance domains.                         33       performance domains.
 34     const: 1                                       34     const: 1
 35                                                    35 
 36 required:                                          36 required:
 37   - compatible                                     37   - compatible
 38   - reg                                            38   - reg
 39   - "#performance-domain-cells"                    39   - "#performance-domain-cells"
 40                                                    40 
 41 additionalProperties: false                        41 additionalProperties: false
 42                                                    42 
 43 examples:                                          43 examples:
 44   - |                                              44   - |
 45     cpus {                                         45     cpus {
 46             #address-cells = <1>;                  46             #address-cells = <1>;
 47             #size-cells = <0>;                     47             #size-cells = <0>;
 48                                                    48 
 49             cpu0: cpu@0 {                          49             cpu0: cpu@0 {
 50                 device_type = "cpu";               50                 device_type = "cpu";
 51                 compatible = "arm,cortex-a55";     51                 compatible = "arm,cortex-a55";
 52                 enable-method = "psci";            52                 enable-method = "psci";
 53                 performance-domains = <&perfor     53                 performance-domains = <&performance 0>;
 54                 reg = <0x000>;                     54                 reg = <0x000>;
 55             };                                     55             };
 56     };                                             56     };
 57                                                    57 
 58     /* ... */                                      58     /* ... */
 59                                                    59 
 60     soc {                                          60     soc {
 61         #address-cells = <2>;                      61         #address-cells = <2>;
 62         #size-cells = <2>;                         62         #size-cells = <2>;
 63                                                    63 
 64         performance: performance-controller@11     64         performance: performance-controller@11bc00 {
 65             compatible = "mediatek,cpufreq-hw"     65             compatible = "mediatek,cpufreq-hw";
 66             reg = <0 0x0011bc10 0 0x120>, <0 0     66             reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
 67                                                    67 
 68             #performance-domain-cells = <1>;       68             #performance-domain-cells = <1>;
 69         };                                         69         };
 70     };                                             70     };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php