1 # SPDX-License-Identifier: GPL-2.0-only OR BSD 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2 %YAML 1.2 2 %YAML 1.2
3 --- 3 ---
4 $id: http://devicetree.org/schemas/display/msm 4 $id: http://devicetree.org/schemas/display/msm/mdss-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/co 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
6 6
7 title: Qualcomm Display MDSS common properties 7 title: Qualcomm Display MDSS common properties
8 8
9 maintainers: 9 maintainers:
10 - Krishna Manikandan <quic_mkrishn@quicinc.co 10 - Krishna Manikandan <quic_mkrishn@quicinc.com>
11 - Dmitry Baryshkov <dmitry.baryshkov@linaro.o 11 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
12 - Rob Clark <robdclark@gmail.com> 12 - Rob Clark <robdclark@gmail.com>
13 13
14 description: 14 description:
15 Device tree bindings for MSM Mobile Display 15 Device tree bindings for MSM Mobile Display Subsystem(MDSS) that encapsulates
16 sub-blocks like DPU display controller, DSI 16 sub-blocks like DPU display controller, DSI and DP interfaces etc.
17 17
18 # Do not select this by default, otherwise it 18 # Do not select this by default, otherwise it is also selected for qcom,mdss
19 # devices. 19 # devices.
20 select: 20 select:
21 false 21 false
22 22
23 properties: 23 properties:
24 $nodename: 24 $nodename:
25 pattern: "^display-subsystem@[0-9a-f]+$" 25 pattern: "^display-subsystem@[0-9a-f]+$"
26 26
27 reg: 27 reg:
28 maxItems: 1 28 maxItems: 1
29 29
30 reg-names: 30 reg-names:
31 const: mdss 31 const: mdss
32 32
33 power-domains: 33 power-domains:
34 maxItems: 1 34 maxItems: 1
35 35
36 clocks: 36 clocks:
37 minItems: 2 37 minItems: 2
38 maxItems: 4 38 maxItems: 4
39 39
40 clock-names: 40 clock-names:
41 minItems: 2 41 minItems: 2
42 maxItems: 4 42 maxItems: 4
43 43
44 interrupts: 44 interrupts:
45 maxItems: 1 45 maxItems: 1
46 46
47 interrupt-controller: true 47 interrupt-controller: true
48 48
49 "#address-cells": true 49 "#address-cells": true
50 50
51 "#size-cells": true 51 "#size-cells": true
52 52
53 "#interrupt-cells": 53 "#interrupt-cells":
54 const: 1 54 const: 1
55 55
56 iommus: 56 iommus:
57 minItems: 1 57 minItems: 1
58 items: 58 items:
59 - description: Phandle to apps_smmu node 59 - description: Phandle to apps_smmu node with SID mask for Hard-Fail port0
60 - description: Phandle to apps_smmu node 60 - description: Phandle to apps_smmu node with SID mask for Hard-Fail port1
61 61
62 ranges: true 62 ranges: true
63 63
64 # This is not a perfect description, but it' 64 # This is not a perfect description, but it's impossible to discern and match
65 # the entries like we do with interconnect-n 65 # the entries like we do with interconnect-names
66 interconnects: 66 interconnects:
67 minItems: 1 67 minItems: 1
68 items: 68 items:
69 - description: Interconnect path from md 69 - description: Interconnect path from mdp0 (or a single mdp) port to the data bus
70 - description: Interconnect path from md 70 - description: Interconnect path from mdp1 port to the data bus
71 - description: Interconnect path from CP 71 - description: Interconnect path from CPU to the reg bus
72 72
73 interconnect-names: 73 interconnect-names:
74 oneOf: 74 oneOf:
75 - minItems: 1 75 - minItems: 1
76 items: 76 items:
77 - const: mdp0-mem 77 - const: mdp0-mem
78 - const: cpu-cfg 78 - const: cpu-cfg
79 79
80 - minItems: 2 80 - minItems: 2
81 items: 81 items:
82 - const: mdp0-mem 82 - const: mdp0-mem
83 - const: mdp1-mem 83 - const: mdp1-mem
84 - const: cpu-cfg 84 - const: cpu-cfg
85 85
86 resets: 86 resets:
87 items: 87 items:
88 - description: MDSS_CORE reset 88 - description: MDSS_CORE reset
89 89
90 memory-region: 90 memory-region:
91 maxItems: 1 91 maxItems: 1
92 description: 92 description:
93 Phandle to a node describing a reserved 93 Phandle to a node describing a reserved framebuffer memory region.
94 For example, the splash memory region se 94 For example, the splash memory region set up by the bootloader.
95 95
96 required: 96 required:
97 - reg 97 - reg
98 - reg-names 98 - reg-names
99 - power-domains 99 - power-domains
100 - clocks 100 - clocks
101 - interrupts 101 - interrupts
102 - interrupt-controller 102 - interrupt-controller
103 - iommus 103 - iommus
104 - ranges 104 - ranges
105 105
106 additionalProperties: true 106 additionalProperties: true
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.