~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/interrupt-controller/arm,nvic.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/interrupt-controller/arm,nvic.txt (Version linux-6.12-rc7) and /Documentation/devicetree/bindings/interrupt-controller/arm,nvic.txt (Version linux-5.3.18)


  1 * ARM Nested Vector Interrupt Controller (NVIC      1 * ARM Nested Vector Interrupt Controller (NVIC)
  2                                                     2 
  3 The NVIC provides an interrupt controller that      3 The NVIC provides an interrupt controller that is tightly coupled to
  4 Cortex-M based processor cores.  The NVIC impl      4 Cortex-M based processor cores.  The NVIC implemented on different SoCs
  5 vary in the number of interrupts and priority       5 vary in the number of interrupts and priority bits per interrupt.
  6                                                     6 
  7 Main node required properties:                      7 Main node required properties:
  8                                                     8 
  9 - compatible : should be one of:                    9 - compatible : should be one of:
 10         "arm,v6m-nvic"                             10         "arm,v6m-nvic"
 11         "arm,v7m-nvic"                             11         "arm,v7m-nvic"
 12         "arm,v8m-nvic"                             12         "arm,v8m-nvic"
 13 - interrupt-controller : Identifies the node a     13 - interrupt-controller : Identifies the node as an interrupt controller
 14 - #interrupt-cells : Specifies the number of c     14 - #interrupt-cells : Specifies the number of cells needed to encode an
 15   interrupt source.  The type shall be a <u32>     15   interrupt source.  The type shall be a <u32> and the value shall be 2.
 16                                                    16 
 17   The 1st cell contains the interrupt number f     17   The 1st cell contains the interrupt number for the interrupt type.
 18                                                    18 
 19   The 2nd cell is the priority of the interrup     19   The 2nd cell is the priority of the interrupt.
 20                                                    20 
 21 - reg : Specifies base physical address(s) and     21 - reg : Specifies base physical address(s) and size of the NVIC registers.
 22   This is at a fixed address (0xe000e100) and      22   This is at a fixed address (0xe000e100) and size (0xc00).
 23                                                    23 
 24 - arm,num-irq-priority-bits: The number of pri     24 - arm,num-irq-priority-bits: The number of priority bits implemented by the
 25   given SoC                                        25   given SoC
 26                                                    26 
 27 Example:                                           27 Example:
 28                                                    28 
 29         intc: interrupt-controller@e000e100 {      29         intc: interrupt-controller@e000e100 {
 30                 compatible = "arm,v7m-nvic";       30                 compatible = "arm,v7m-nvic";
 31                 #interrupt-cells = <2>;            31                 #interrupt-cells = <2>;
 32                 #address-cells = <1>;              32                 #address-cells = <1>;
 33                 interrupt-controller;              33                 interrupt-controller;
 34                 reg = <0xe000e100 0xc00>;          34                 reg = <0xe000e100 0xc00>;
 35                 arm,num-irq-priority-bits = <4     35                 arm,num-irq-priority-bits = <4>;
 36         };                                         36         };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php