1 Broadcom BCM6345-style Level 1 interrupt contr
2
3 This block is a first level interrupt controll
4 directly to one of the HW INT lines on each CP
5
6 Key elements of the hardware design include:
7
8 - 32, 64 or 128 incoming level IRQ lines
9
10 - Most onchip peripherals are wired directly t
11
12 - A separate instance of the register set for
13 peripheral IRQs to be routed to any CPU
14
15 - Contains one or more enable/status word pair
16
17 - No atomic set/clear operations
18
19 - No polarity/level/edge settings
20
21 - No FIFO or priority encoder logic; software
22 2-4 status words to determine which IRQs are
23
24 Required properties:
25
26 - compatible: should be "brcm,bcm<soc>-l1-intc
27 - reg: specifies the base physical address and
28 the number of supported IRQs is inferred fro
29 - interrupt-controller: identifies the node as
30 - #interrupt-cells: specifies the number of ce
31 source, should be 1.
32 - interrupts: specifies the interrupt line(s)
33 node; valid values depend on the type of par
34
35 If multiple reg ranges and interrupt-parent en
36 system, the driver will allow IRQ SMP affinity
37 /proc/irq/ interface. In the simplest possibl
38 reg range and one interrupt-parent is needed.
39
40 The driver operates in native CPU endian by de
41 specifying an alternative endianness.
42
43 Example:
44
45 periph_intc: interrupt-controller@10000000 {
46 compatible = "brcm,bcm63168-l1-intc",
47 reg = <0x10000020 0x20>,
48 <0x10000040 0x20>;
49
50 interrupt-controller;
51 #interrupt-cells = <1>;
52
53 interrupt-parent = <&cpu_intc>;
54 interrupts = <2>, <3>;
55 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.