1 Broadcom BCM6345-style Level 1 interrupt contr 1 Broadcom BCM6345-style Level 1 interrupt controller
2 2
3 This block is a first level interrupt controll 3 This block is a first level interrupt controller that is typically connected
4 directly to one of the HW INT lines on each CP 4 directly to one of the HW INT lines on each CPU.
5 5
6 Key elements of the hardware design include: 6 Key elements of the hardware design include:
7 7
8 - 32, 64 or 128 incoming level IRQ lines 8 - 32, 64 or 128 incoming level IRQ lines
9 9
10 - Most onchip peripherals are wired directly t 10 - Most onchip peripherals are wired directly to an L1 input
11 11
12 - A separate instance of the register set for 12 - A separate instance of the register set for each CPU, allowing individual
13 peripheral IRQs to be routed to any CPU 13 peripheral IRQs to be routed to any CPU
14 14
15 - Contains one or more enable/status word pair 15 - Contains one or more enable/status word pairs per CPU
16 16
17 - No atomic set/clear operations 17 - No atomic set/clear operations
18 18
19 - No polarity/level/edge settings 19 - No polarity/level/edge settings
20 20
21 - No FIFO or priority encoder logic; software 21 - No FIFO or priority encoder logic; software is expected to read all
22 2-4 status words to determine which IRQs are 22 2-4 status words to determine which IRQs are pending
23 23
24 Required properties: 24 Required properties:
25 25
26 - compatible: should be "brcm,bcm<soc>-l1-intc 26 - compatible: should be "brcm,bcm<soc>-l1-intc", "brcm,bcm6345-l1-intc"
27 - reg: specifies the base physical address and 27 - reg: specifies the base physical address and size of the registers;
28 the number of supported IRQs is inferred fro 28 the number of supported IRQs is inferred from the size argument
29 - interrupt-controller: identifies the node as 29 - interrupt-controller: identifies the node as an interrupt controller
30 - #interrupt-cells: specifies the number of ce 30 - #interrupt-cells: specifies the number of cells needed to encode an interrupt
31 source, should be 1. 31 source, should be 1.
>> 32 - interrupt-parent: specifies the phandle to the parent interrupt controller(s)
>> 33 this one is cascaded from
32 - interrupts: specifies the interrupt line(s) 34 - interrupts: specifies the interrupt line(s) in the interrupt-parent controller
33 node; valid values depend on the type of par 35 node; valid values depend on the type of parent interrupt controller
34 36
35 If multiple reg ranges and interrupt-parent en 37 If multiple reg ranges and interrupt-parent entries are present on an SMP
36 system, the driver will allow IRQ SMP affinity 38 system, the driver will allow IRQ SMP affinity to be set up through the
37 /proc/irq/ interface. In the simplest possibl 39 /proc/irq/ interface. In the simplest possible configuration, only one
38 reg range and one interrupt-parent is needed. 40 reg range and one interrupt-parent is needed.
39 41
40 The driver operates in native CPU endian by de 42 The driver operates in native CPU endian by default, there is no support for
41 specifying an alternative endianness. 43 specifying an alternative endianness.
42 44
43 Example: 45 Example:
44 46
45 periph_intc: interrupt-controller@10000000 { 47 periph_intc: interrupt-controller@10000000 {
46 compatible = "brcm,bcm63168-l1-intc", 48 compatible = "brcm,bcm63168-l1-intc", "brcm,bcm6345-l1-intc";
47 reg = <0x10000020 0x20>, 49 reg = <0x10000020 0x20>,
48 <0x10000040 0x20>; 50 <0x10000040 0x20>;
49 51
50 interrupt-controller; 52 interrupt-controller;
51 #interrupt-cells = <1>; 53 #interrupt-cells = <1>;
52 54
53 interrupt-parent = <&cpu_intc>; 55 interrupt-parent = <&cpu_intc>;
54 interrupts = <2>, <3>; 56 interrupts = <2>, <3>;
55 }; 57 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.