~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/interrupt-controller/microchip,pic32-evic.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/interrupt-controller/microchip,pic32-evic.txt (Architecture i386) and /Documentation/devicetree/bindings/interrupt-controller/microchip,pic32-evic.txt (Architecture mips)


  1 Microchip PIC32 Interrupt Controller                1 Microchip PIC32 Interrupt Controller
  2 ====================================                2 ====================================
  3                                                     3 
  4 The Microchip PIC32 contains an Enhanced Vecto      4 The Microchip PIC32 contains an Enhanced Vectored Interrupt Controller (EVIC).
  5 It handles all internal and external interrupt      5 It handles all internal and external interrupts. This controller exists outside
  6 of the CPU and is the arbitrator of all interr      6 of the CPU and is the arbitrator of all interrupts (including interrupts from
  7 the CPU itself) before they are presented to t      7 the CPU itself) before they are presented to the CPU.
  8                                                     8 
  9 External interrupts have a software configurab      9 External interrupts have a software configurable edge polarity. Non external
 10 interrupts have a type and polarity that is de     10 interrupts have a type and polarity that is determined by the source of the
 11 interrupt.                                         11 interrupt.
 12                                                    12 
 13 Required properties                                13 Required properties
 14 -------------------                                14 -------------------
 15                                                    15 
 16 - compatible: Should be "microchip,pic32mzda-e     16 - compatible: Should be "microchip,pic32mzda-evic"
 17 - reg: Specifies physical base address and siz     17 - reg: Specifies physical base address and size of register range.
 18 - interrupt-controller: Identifies the node as     18 - interrupt-controller: Identifies the node as an interrupt controller.
 19 - #interrupt cells: Specifies the number of ce     19 - #interrupt cells: Specifies the number of cells used to encode an interrupt
 20   source connected to this controller. The val     20   source connected to this controller. The value shall be 2 and interrupt
 21   descriptor shall have the following format:      21   descriptor shall have the following format:
 22                                                    22 
 23         <hw_irq irq_type>                          23         <hw_irq irq_type>
 24                                                    24 
 25   hw_irq - represents the hardware interrupt n     25   hw_irq - represents the hardware interrupt number as in the data sheet.
 26   irq_type - is used to describe the type and      26   irq_type - is used to describe the type and polarity of an interrupt. For
 27   internal interrupts use IRQ_TYPE_EDGE_RISING     27   internal interrupts use IRQ_TYPE_EDGE_RISING for non persistent interrupts and
 28   IRQ_TYPE_LEVEL_HIGH for persistent interrupt     28   IRQ_TYPE_LEVEL_HIGH for persistent interrupts. For external interrupts use
 29   IRQ_TYPE_EDGE_RISING or IRQ_TYPE_EDGE_FALLIN     29   IRQ_TYPE_EDGE_RISING or IRQ_TYPE_EDGE_FALLING to select the desired polarity.
 30                                                    30 
 31 Optional properties                                31 Optional properties
 32 -------------------                                32 -------------------
 33 - microchip,external-irqs: u32 array of extern     33 - microchip,external-irqs: u32 array of external interrupts with software
 34   polarity configuration. This array correspon     34   polarity configuration. This array corresponds to the bits in the INTCON
 35   SFR.                                             35   SFR.
 36                                                    36 
 37 Example                                            37 Example
 38 -------                                            38 -------
 39                                                    39 
 40 evic: interrupt-controller@1f810000 {              40 evic: interrupt-controller@1f810000 {
 41         compatible = "microchip,pic32mzda-evic     41         compatible = "microchip,pic32mzda-evic";
 42         interrupt-controller;                      42         interrupt-controller;
 43         #interrupt-cells = <2>;                    43         #interrupt-cells = <2>;
 44         reg = <0x1f810000 0x1000>;                 44         reg = <0x1f810000 0x1000>;
 45         microchip,external-irqs = <3 8 13 18 2     45         microchip,external-irqs = <3 8 13 18 23>;
 46 };                                                 46 };
 47                                                    47 
 48 Each device/peripheral must request its interr     48 Each device/peripheral must request its interrupt line with the associated type
 49 and polarity.                                      49 and polarity.
 50                                                    50 
 51 Internal interrupt DTS snippet                     51 Internal interrupt DTS snippet
 52 ------------------------------                     52 ------------------------------
 53                                                    53 
 54 device@1f800000 {                                  54 device@1f800000 {
 55         ...                                        55         ...
 56         interrupts = <113 IRQ_TYPE_LEVEL_HIGH>     56         interrupts = <113 IRQ_TYPE_LEVEL_HIGH>;
 57         ...                                        57         ...
 58 };                                                 58 };
 59                                                    59 
 60 External interrupt DTS snippet                     60 External interrupt DTS snippet
 61 ------------------------------                     61 ------------------------------
 62                                                    62 
 63 device@1f800000 {                                  63 device@1f800000 {
 64         ...                                        64         ...
 65         interrupts = <3 IRQ_TYPE_EDGE_RISING>;     65         interrupts = <3 IRQ_TYPE_EDGE_RISING>;
 66         ...                                        66         ...
 67 };                                                 67 };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php