~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/mips/mscc.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/mips/mscc.txt (Architecture ppc) and /Documentation/devicetree/bindings/mips/mscc.txt (Architecture sparc)


  1 * Microsemi MIPS CPUs                               1 * Microsemi MIPS CPUs
  2                                                     2 
  3 Boards with a SoC of the Microsemi MIPS family      3 Boards with a SoC of the Microsemi MIPS family shall have the following
  4 properties:                                         4 properties:
  5                                                     5 
  6 Required properties:                                6 Required properties:
  7 - compatible: "mscc,ocelot", "mscc,luton", "ms      7 - compatible: "mscc,ocelot", "mscc,luton", "mscc,serval" or "mscc,jr2"
  8                                                     8 
  9                                                     9 
 10 * Other peripherals:                               10 * Other peripherals:
 11                                                    11 
 12 o CPU chip regs:                                   12 o CPU chip regs:
 13                                                    13 
 14 The SoC has a few registers (DEVCPU_GCB:CHIP_R     14 The SoC has a few registers (DEVCPU_GCB:CHIP_REGS) handling miscellaneous
 15 functionalities: chip ID, general purpose regi     15 functionalities: chip ID, general purpose register for software use, reset
 16 controller, hardware status and configuration,     16 controller, hardware status and configuration, efuses.
 17                                                    17 
 18 Required properties:                               18 Required properties:
 19 - compatible: Should be "mscc,ocelot-chip-regs     19 - compatible: Should be "mscc,ocelot-chip-regs", "simple-mfd", "syscon"
 20 - reg : Should contain registers location and      20 - reg : Should contain registers location and length
 21                                                    21 
 22 Example:                                           22 Example:
 23         syscon@71070000 {                          23         syscon@71070000 {
 24                 compatible = "mscc,ocelot-chip     24                 compatible = "mscc,ocelot-chip-regs", "simple-mfd", "syscon";
 25                 reg = <0x71070000 0x1c>;           25                 reg = <0x71070000 0x1c>;
 26         };                                         26         };
 27                                                    27 
 28 o HSIO regs:                                       28 o HSIO regs:
 29                                                    29 
 30 The SoC has a few registers (HSIO) handling mi     30 The SoC has a few registers (HSIO) handling miscellaneous functionalities:
 31 configuration and status of PLL5, RCOMP, SyncE     31 configuration and status of PLL5, RCOMP, SyncE, SerDes configurations and
 32 status, SerDes muxing and a thermal sensor.        32 status, SerDes muxing and a thermal sensor.
 33                                                    33 
 34 Required properties:                               34 Required properties:
 35 - compatible: Should be "mscc,ocelot-hsio", "s     35 - compatible: Should be "mscc,ocelot-hsio", "syscon", "simple-mfd"
 36 - reg : Should contain registers location and      36 - reg : Should contain registers location and length
 37                                                    37 
 38 Example:                                           38 Example:
 39         syscon@10d0000 {                           39         syscon@10d0000 {
 40                 compatible = "mscc,ocelot-hsio     40                 compatible = "mscc,ocelot-hsio", "syscon", "simple-mfd";
 41                 reg = <0x10d0000 0x10000>;         41                 reg = <0x10d0000 0x10000>;
 42         };                                         42         };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php