1 # SPDX-License-Identifier: GPL-2.0+ 1 # SPDX-License-Identifier: GPL-2.0+
2 %YAML 1.2 2 %YAML 1.2
3 --- 3 ---
4 $id: http://devicetree.org/schemas/net/adi,adi 4 $id: http://devicetree.org/schemas/net/adi,adin.yaml#
5 $schema: http://devicetree.org/meta-schemas/co 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
6 6
7 title: Analog Devices ADIN1200/ADIN1300 PHY 7 title: Analog Devices ADIN1200/ADIN1300 PHY
8 8
9 maintainers: 9 maintainers:
10 - Alexandru Tachici <alexandru.tachici@analog !! 10 - Alexandru Ardelean <alexandru.ardelean@analog.com>
11 11
12 description: | 12 description: |
13 Bindings for Analog Devices Industrial Ether 13 Bindings for Analog Devices Industrial Ethernet PHYs
14 14
15 allOf: 15 allOf:
16 - $ref: ethernet-phy.yaml# 16 - $ref: ethernet-phy.yaml#
17 17
18 properties: 18 properties:
19 adi,rx-internal-delay-ps: 19 adi,rx-internal-delay-ps:
20 description: | 20 description: |
21 RGMII RX Clock Delay used only when PHY 21 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
22 internal delay (phy-mode is 'rgmii-id' o 22 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
23 enum: [ 1600, 1800, 2000, 2200, 2400 ] 23 enum: [ 1600, 1800, 2000, 2200, 2400 ]
24 default: 2000 24 default: 2000
25 25
26 adi,tx-internal-delay-ps: 26 adi,tx-internal-delay-ps:
27 description: | 27 description: |
28 RGMII TX Clock Delay used only when PHY 28 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
29 internal delay (phy-mode is 'rgmii-id' o 29 internal delay (phy-mode is 'rgmii-id' or 'rgmii-txid') in pico-seconds.
30 enum: [ 1600, 1800, 2000, 2200, 2400 ] 30 enum: [ 1600, 1800, 2000, 2200, 2400 ]
31 default: 2000 31 default: 2000
32 32
33 adi,fifo-depth-bits: 33 adi,fifo-depth-bits:
34 description: | 34 description: |
35 When operating in RMII mode, this option 35 When operating in RMII mode, this option configures the FIFO depth.
36 enum: [ 4, 8, 12, 16, 20, 24 ] 36 enum: [ 4, 8, 12, 16, 20, 24 ]
37 default: 8 37 default: 8
38 <<
39 adi,phy-output-clock: <<
40 description: | <<
41 Select clock output on GP_CLK pin. Two c <<
42 A 25MHz reference and a free-running 125 <<
43 The phy can alternatively automatically <<
44 the 125MHz clocks based on its internal <<
45 $ref: /schemas/types.yaml#/definitions/str <<
46 enum: <<
47 - 25mhz-reference <<
48 - 125mhz-free-running <<
49 - adaptive-free-running <<
50 <<
51 adi,phy-output-reference-clock: <<
52 description: Enable 25MHz reference clock <<
53 type: boolean <<
54 38
55 unevaluatedProperties: false 39 unevaluatedProperties: false
56 40
57 examples: 41 examples:
58 - | 42 - |
59 ethernet { 43 ethernet {
60 #address-cells = <1>; 44 #address-cells = <1>;
61 #size-cells = <0>; 45 #size-cells = <0>;
62 46
63 phy-mode = "rgmii-id"; 47 phy-mode = "rgmii-id";
64 48
65 ethernet-phy@0 { 49 ethernet-phy@0 {
66 reg = <0>; 50 reg = <0>;
67 51
68 adi,rx-internal-delay-ps = <1800>; 52 adi,rx-internal-delay-ps = <1800>;
69 adi,tx-internal-delay-ps = <2200>; 53 adi,tx-internal-delay-ps = <2200>;
70 }; 54 };
71 }; 55 };
72 - | 56 - |
73 ethernet { 57 ethernet {
74 #address-cells = <1>; 58 #address-cells = <1>;
75 #size-cells = <0>; 59 #size-cells = <0>;
76 60
77 phy-mode = "rmii"; 61 phy-mode = "rmii";
78 62
79 ethernet-phy@1 { 63 ethernet-phy@1 {
80 reg = <1>; 64 reg = <1>;
81 65
82 adi,fifo-depth-bits = <16>; 66 adi,fifo-depth-bits = <16>;
83 }; 67 };
84 }; 68 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.