1 # SPDX-License-Identifier: (GPL-2.0-only OR BS 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 %YAML 1.2 2 %YAML 1.2
3 --- 3 ---
4 $id: http://devicetree.org/schemas/pci/fsl,imx 4 $id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/co 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
6 6
7 title: Freescale i.MX6 PCIe host controller 7 title: Freescale i.MX6 PCIe host controller
8 8
9 maintainers: 9 maintainers:
10 - Lucas Stach <l.stach@pengutronix.de> 10 - Lucas Stach <l.stach@pengutronix.de>
11 - Richard Zhu <hongxing.zhu@nxp.com> 11 - Richard Zhu <hongxing.zhu@nxp.com>
12 12
13 description: |+ 13 description: |+
14 This PCIe host controller is based on the Sy 14 This PCIe host controller is based on the Synopsys DesignWare PCIe IP
15 and thus inherits all the common properties 15 and thus inherits all the common properties defined in snps,dw-pcie.yaml.
16 The controller instances are dual mode where <<
17 Root Port mode or Endpoint mode but one at a <<
18 16
19 See fsl,imx6q-pcie-ep.yaml for details on th !! 17 allOf:
20 bindings. !! 18 - $ref: /schemas/pci/snps,dw-pcie.yaml#
21 19
22 properties: 20 properties:
23 compatible: 21 compatible:
24 enum: 22 enum:
25 - fsl,imx6q-pcie 23 - fsl,imx6q-pcie
26 - fsl,imx6sx-pcie 24 - fsl,imx6sx-pcie
27 - fsl,imx6qp-pcie 25 - fsl,imx6qp-pcie
28 - fsl,imx7d-pcie 26 - fsl,imx7d-pcie
29 - fsl,imx8mq-pcie 27 - fsl,imx8mq-pcie
30 - fsl,imx8mm-pcie 28 - fsl,imx8mm-pcie
31 - fsl,imx8mp-pcie 29 - fsl,imx8mp-pcie
32 - fsl,imx95-pcie !! 30
33 - fsl,imx8q-pcie !! 31 reg:
>> 32 items:
>> 33 - description: Data Bus Interface (DBI) registers.
>> 34 - description: PCIe configuration space region.
>> 35
>> 36 reg-names:
>> 37 items:
>> 38 - const: dbi
>> 39 - const: config
>> 40
>> 41 interrupts:
>> 42 items:
>> 43 - description: builtin MSI controller.
>> 44
>> 45 interrupt-names:
>> 46 items:
>> 47 - const: msi
34 48
35 clocks: 49 clocks:
36 minItems: 3 50 minItems: 3
37 items: 51 items:
38 - description: PCIe bridge clock. 52 - description: PCIe bridge clock.
39 - description: PCIe bus clock. 53 - description: PCIe bus clock.
40 - description: PCIe PHY clock. 54 - description: PCIe PHY clock.
41 - description: Additional required clock 55 - description: Additional required clock entry for imx6sx-pcie,
42 imx6sx-pcie-ep, imx8mq-pcie, imx8mq !! 56 imx8mq-pcie.
43 57
44 clock-names: 58 clock-names:
45 minItems: 3 59 minItems: 3
46 maxItems: 4 !! 60 items:
>> 61 - const: pcie
>> 62 - const: pcie_bus
>> 63 - const: pcie_phy
>> 64 - const: pcie_inbound_axi for imx6sx-pcie, pcie_aux for imx8mq-pcie
>> 65
>> 66 num-lanes:
>> 67 const: 1
>> 68
>> 69 fsl,imx7d-pcie-phy:
>> 70 $ref: /schemas/types.yaml#/definitions/phandle
>> 71 description: A phandle to an fsl,imx7d-pcie-phy node. Additional
>> 72 required properties for imx7d-pcie and imx8mq-pcie.
47 73
48 interrupts: !! 74 power-domains:
49 items: 75 items:
50 - description: builtin MSI controller. !! 76 - description: The phandle pointing to the DISPLAY domain for
>> 77 imx6sx-pcie, to PCIE_PHY power domain for imx7d-pcie and
>> 78 imx8mq-pcie.
>> 79 - description: The phandle pointing to the PCIE_PHY power domains
>> 80 for imx6sx-pcie.
51 81
52 interrupt-names: !! 82 power-domain-names:
53 items: 83 items:
54 - const: msi !! 84 - const: pcie
>> 85 - const: pcie_phy
>> 86
>> 87 resets:
>> 88 maxItems: 3
>> 89 description: Phandles to PCIe-related reset lines exposed by SRC
>> 90 IP block. Additional required by imx7d-pcie and imx8mq-pcie.
>> 91
>> 92 reset-names:
>> 93 items:
>> 94 - const: pciephy
>> 95 - const: apps
>> 96 - const: turnoff
>> 97
>> 98 fsl,tx-deemph-gen1:
>> 99 description: Gen1 De-emphasis value (optional required).
>> 100 $ref: /schemas/types.yaml#/definitions/uint32
>> 101 default: 0
>> 102
>> 103 fsl,tx-deemph-gen2-3p5db:
>> 104 description: Gen2 (3.5db) De-emphasis value (optional required).
>> 105 $ref: /schemas/types.yaml#/definitions/uint32
>> 106 default: 0
>> 107
>> 108 fsl,tx-deemph-gen2-6db:
>> 109 description: Gen2 (6db) De-emphasis value (optional required).
>> 110 $ref: /schemas/types.yaml#/definitions/uint32
>> 111 default: 20
>> 112
>> 113 fsl,tx-swing-full:
>> 114 description: Gen2 TX SWING FULL value (optional required).
>> 115 $ref: /schemas/types.yaml#/definitions/uint32
>> 116 default: 127
>> 117
>> 118 fsl,tx-swing-low:
>> 119 description: TX launch amplitude swing_low value (optional required).
>> 120 $ref: /schemas/types.yaml#/definitions/uint32
>> 121 default: 127
>> 122
>> 123 fsl,max-link-speed:
>> 124 description: Specify PCI Gen for link capability (optional required).
>> 125 Note that the IMX6 LVDS clock outputs do not meet gen2 jitter
>> 126 requirements and thus for gen2 capability a gen2 compliant clock
>> 127 generator should be used and configured.
>> 128 $ref: /schemas/types.yaml#/definitions/uint32
>> 129 enum: [1, 2, 3, 4]
>> 130 default: 1
>> 131
>> 132 phys:
>> 133 maxItems: 1
>> 134
>> 135 phy-names:
>> 136 const: pcie-phy
55 137
56 reset-gpio: 138 reset-gpio:
57 description: Should specify the GPIO for c 139 description: Should specify the GPIO for controlling the PCI bus device
58 reset signal. It's not polarity aware an 140 reset signal. It's not polarity aware and defaults to active-low reset
59 sequence (L=reset state, H=operation sta 141 sequence (L=reset state, H=operation state) (optional required).
60 142
61 reset-gpio-active-high: 143 reset-gpio-active-high:
62 description: If present then the reset seq 144 description: If present then the reset sequence using the GPIO
63 specified in the "reset-gpio" property i 145 specified in the "reset-gpio" property is reversed (H=reset state,
64 L=operation state) (optional required). 146 L=operation state) (optional required).
65 type: boolean !! 147
>> 148 vpcie-supply:
>> 149 description: Should specify the regulator in charge of PCIe port power.
>> 150 The regulator will be enabled when initializing the PCIe host and
>> 151 disabled either as part of the init process or when shutting down
>> 152 the host (optional required).
>> 153
>> 154 vph-supply:
>> 155 description: Should specify the regulator in charge of VPH one of
>> 156 the three PCIe PHY powers. This regulator can be supplied by both
>> 157 1.8v and 3.3v voltage supplies (optional required).
66 158
67 required: 159 required:
68 - compatible 160 - compatible
69 - reg 161 - reg
70 - reg-names 162 - reg-names
71 - "#address-cells" 163 - "#address-cells"
72 - "#size-cells" 164 - "#size-cells"
73 - device_type 165 - device_type
74 - bus-range 166 - bus-range
75 - ranges 167 - ranges
>> 168 - num-lanes
76 - interrupts 169 - interrupts
77 - interrupt-names 170 - interrupt-names
78 - "#interrupt-cells" 171 - "#interrupt-cells"
79 - interrupt-map-mask 172 - interrupt-map-mask
80 - interrupt-map 173 - interrupt-map
81 !! 174 - clocks
82 allOf: !! 175 - clock-names
83 - $ref: /schemas/pci/snps,dw-pcie.yaml# <<
84 - $ref: /schemas/pci/fsl,imx6q-pcie-common.y <<
85 - if: <<
86 properties: <<
87 compatible: <<
88 enum: <<
89 - fsl,imx6q-pcie <<
90 - fsl,imx6sx-pcie <<
91 - fsl,imx6qp-pcie <<
92 - fsl,imx7d-pcie <<
93 - fsl,imx8mq-pcie <<
94 - fsl,imx8mm-pcie <<
95 - fsl,imx8mp-pcie <<
96 then: <<
97 properties: <<
98 reg: <<
99 maxItems: 2 <<
100 reg-names: <<
101 items: <<
102 - const: dbi <<
103 - const: config <<
104 <<
105 - if: <<
106 properties: <<
107 compatible: <<
108 enum: <<
109 - fsl,imx95-pcie <<
110 then: <<
111 properties: <<
112 reg: <<
113 minItems: 4 <<
114 maxItems: 4 <<
115 reg-names: <<
116 items: <<
117 - const: dbi <<
118 - const: config <<
119 - const: atu <<
120 - const: app <<
121 <<
122 - if: <<
123 properties: <<
124 compatible: <<
125 enum: <<
126 - fsl,imx6sx-pcie <<
127 then: <<
128 properties: <<
129 clocks: <<
130 minItems: 4 <<
131 clock-names: <<
132 items: <<
133 - const: pcie <<
134 - const: pcie_bus <<
135 - const: pcie_phy <<
136 - const: pcie_inbound_axi <<
137 <<
138 - if: <<
139 properties: <<
140 compatible: <<
141 enum: <<
142 - fsl,imx8mq-pcie <<
143 - fsl,imx95-pcie <<
144 then: <<
145 properties: <<
146 clocks: <<
147 minItems: 4 <<
148 clock-names: <<
149 items: <<
150 - const: pcie <<
151 - const: pcie_bus <<
152 - const: pcie_phy <<
153 - const: pcie_aux <<
154 <<
155 - if: <<
156 properties: <<
157 compatible: <<
158 enum: <<
159 - fsl,imx6q-pcie <<
160 - fsl,imx6qp-pcie <<
161 - fsl,imx7d-pcie <<
162 then: <<
163 properties: <<
164 clocks: <<
165 maxItems: 3 <<
166 clock-names: <<
167 items: <<
168 - const: pcie <<
169 - const: pcie_bus <<
170 - const: pcie_phy <<
171 <<
172 - if: <<
173 properties: <<
174 compatible: <<
175 enum: <<
176 - fsl,imx8mm-pcie <<
177 - fsl,imx8mp-pcie <<
178 then: <<
179 properties: <<
180 clocks: <<
181 maxItems: 3 <<
182 clock-names: <<
183 items: <<
184 - const: pcie <<
185 - const: pcie_bus <<
186 - const: pcie_aux <<
187 <<
188 - if: <<
189 properties: <<
190 compatible: <<
191 enum: <<
192 - fsl,imx8q-pcie <<
193 then: <<
194 properties: <<
195 clocks: <<
196 maxItems: 3 <<
197 clock-names: <<
198 items: <<
199 - const: dbi <<
200 - const: mstr <<
201 - const: slv <<
202 176
203 unevaluatedProperties: false 177 unevaluatedProperties: false
204 178
205 examples: 179 examples:
206 - | 180 - |
207 #include <dt-bindings/clock/imx6qdl-clock. 181 #include <dt-bindings/clock/imx6qdl-clock.h>
208 #include <dt-bindings/interrupt-controller 182 #include <dt-bindings/interrupt-controller/arm-gic.h>
209 183
210 pcie: pcie@1ffc000 { 184 pcie: pcie@1ffc000 {
211 compatible = "fsl,imx6q-pcie"; 185 compatible = "fsl,imx6q-pcie";
212 reg = <0x01ffc000 0x04000>, 186 reg = <0x01ffc000 0x04000>,
213 <0x01f00000 0x80000>; 187 <0x01f00000 0x80000>;
214 reg-names = "dbi", "config"; 188 reg-names = "dbi", "config";
215 #address-cells = <3>; 189 #address-cells = <3>;
216 #size-cells = <2>; 190 #size-cells = <2>;
217 device_type = "pci"; 191 device_type = "pci";
218 bus-range = <0x00 0xff>; 192 bus-range = <0x00 0xff>;
219 ranges = <0x81000000 0 0 0x01 193 ranges = <0x81000000 0 0 0x01f80000 0 0x00010000>,
220 <0x82000000 0 0x01000000 0x01 194 <0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
221 num-lanes = <1>; 195 num-lanes = <1>;
222 interrupts = <GIC_SPI 120 IRQ_TYPE_LEV 196 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
223 interrupt-names = "msi"; 197 interrupt-names = "msi";
224 #interrupt-cells = <1>; 198 #interrupt-cells = <1>;
225 interrupt-map-mask = <0 0 0 0x7>; 199 interrupt-map-mask = <0 0 0 0x7>;
226 interrupt-map = <0 0 0 1 &gpc GIC_SPI 200 interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
227 <0 0 0 2 &gpc GIC_SPI 201 <0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
228 <0 0 0 3 &gpc GIC_SPI 202 <0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
229 <0 0 0 4 &gpc GIC_SPI 203 <0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
230 clocks = <&clks IMX6QDL_CLK_PCIE_AXI>, 204 clocks = <&clks IMX6QDL_CLK_PCIE_AXI>,
231 <&clks IMX6QDL_CLK_LVDS1_GATE> 205 <&clks IMX6QDL_CLK_LVDS1_GATE>,
232 <&clks IMX6QDL_CLK_PCIE_REF_12 206 <&clks IMX6QDL_CLK_PCIE_REF_125M>;
233 clock-names = "pcie", "pcie_bus", "pci 207 clock-names = "pcie", "pcie_bus", "pcie_phy";
234 }; 208 };
235 ... 209 ...
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.