~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml (Architecture i386) and /Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml (Architecture sparc64)


  1 # SPDX-License-Identifier: (GPL-2.0-only OR BS      1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2                                           2 %YAML 1.2
  3 ---                                                 3 ---
  4 $id: http://devicetree.org/schemas/pci/rockchi      4 $id: http://devicetree.org/schemas/pci/rockchip-dw-pcie.yaml#
  5 $schema: http://devicetree.org/meta-schemas/co      5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6                                                     6 
  7 title: DesignWare based PCIe Root Complex cont      7 title: DesignWare based PCIe Root Complex controller on Rockchip SoCs
  8                                                     8 
  9 maintainers:                                        9 maintainers:
 10   - Shawn Lin <shawn.lin@rock-chips.com>            10   - Shawn Lin <shawn.lin@rock-chips.com>
 11   - Simon Xue <xxm@rock-chips.com>                  11   - Simon Xue <xxm@rock-chips.com>
 12   - Heiko Stuebner <heiko@sntech.de>                12   - Heiko Stuebner <heiko@sntech.de>
 13                                                    13 
 14 description: |+                                    14 description: |+
 15   RK3568 SoC PCIe Root Complex controller is b     15   RK3568 SoC PCIe Root Complex controller is based on the Synopsys DesignWare
 16   PCIe IP and thus inherits all the common pro     16   PCIe IP and thus inherits all the common properties defined in
 17   snps,dw-pcie.yaml.                               17   snps,dw-pcie.yaml.
 18                                                    18 
 19 allOf:                                             19 allOf:
 20   - $ref: /schemas/pci/snps,dw-pcie.yaml#          20   - $ref: /schemas/pci/snps,dw-pcie.yaml#
 21   - $ref: /schemas/pci/rockchip-dw-pcie-common     21   - $ref: /schemas/pci/rockchip-dw-pcie-common.yaml#
 22                                                    22 
 23 properties:                                        23 properties:
 24   compatible:                                      24   compatible:
 25     oneOf:                                         25     oneOf:
 26       - const: rockchip,rk3568-pcie                26       - const: rockchip,rk3568-pcie
 27       - items:                                     27       - items:
 28           - enum:                                  28           - enum:
 29               - rockchip,rk3588-pcie               29               - rockchip,rk3588-pcie
 30           - const: rockchip,rk3568-pcie            30           - const: rockchip,rk3568-pcie
 31                                                    31 
 32   reg:                                             32   reg:
 33     items:                                         33     items:
 34       - description: Data Bus Interface (DBI)      34       - description: Data Bus Interface (DBI) registers
 35       - description: Rockchip designed configu     35       - description: Rockchip designed configuration registers
 36       - description: Config registers              36       - description: Config registers
 37                                                    37 
 38   reg-names:                                       38   reg-names:
 39     items:                                         39     items:
 40       - const: dbi                                 40       - const: dbi
 41       - const: apb                                 41       - const: apb
 42       - const: config                              42       - const: config
 43                                                    43 
 44   legacy-interrupt-controller:                     44   legacy-interrupt-controller:
 45     description: Interrupt controller node for     45     description: Interrupt controller node for handling legacy PCI interrupts.
 46     type: object                                   46     type: object
 47     additionalProperties: false                    47     additionalProperties: false
 48     properties:                                    48     properties:
 49       "#address-cells":                            49       "#address-cells":
 50         const: 0                                   50         const: 0
 51                                                    51 
 52       "#interrupt-cells":                          52       "#interrupt-cells":
 53         const: 1                                   53         const: 1
 54                                                    54 
 55       interrupt-controller: true                   55       interrupt-controller: true
 56                                                    56 
 57       interrupts:                                  57       interrupts:
 58         items:                                     58         items:
 59           - description: combined legacy inter     59           - description: combined legacy interrupt
 60     required:                                      60     required:
 61       - "#address-cells"                           61       - "#address-cells"
 62       - "#interrupt-cells"                         62       - "#interrupt-cells"
 63       - interrupt-controller                       63       - interrupt-controller
 64       - interrupts                                 64       - interrupts
 65                                                    65 
 66   msi-map: true                                    66   msi-map: true
 67                                                    67 
 68   ranges:                                          68   ranges:
 69     minItems: 2                                    69     minItems: 2
 70     maxItems: 3                                    70     maxItems: 3
 71                                                    71 
 72   vpcie3v3-supply: true                            72   vpcie3v3-supply: true
 73                                                    73 
 74 required:                                          74 required:
 75   - msi-map                                        75   - msi-map
 76                                                    76 
 77 unevaluatedProperties: false                       77 unevaluatedProperties: false
 78                                                    78 
 79 examples:                                          79 examples:
 80   - |                                              80   - |
 81     #include <dt-bindings/interrupt-controller     81     #include <dt-bindings/interrupt-controller/arm-gic.h>
 82                                                    82 
 83     bus {                                          83     bus {
 84         #address-cells = <2>;                      84         #address-cells = <2>;
 85         #size-cells = <2>;                         85         #size-cells = <2>;
 86                                                    86 
 87         pcie3x2: pcie@fe280000 {                   87         pcie3x2: pcie@fe280000 {
 88             compatible = "rockchip,rk3568-pcie     88             compatible = "rockchip,rk3568-pcie";
 89             reg = <0x3 0xc0800000 0x0 0x390000     89             reg = <0x3 0xc0800000 0x0 0x390000>,
 90                   <0x0 0xfe280000 0x0 0x10000>     90                   <0x0 0xfe280000 0x0 0x10000>,
 91                   <0x3 0x80000000 0x0 0x100000     91                   <0x3 0x80000000 0x0 0x100000>;
 92             reg-names = "dbi", "apb", "config"     92             reg-names = "dbi", "apb", "config";
 93             bus-range = <0x20 0x2f>;               93             bus-range = <0x20 0x2f>;
 94             clocks = <&cru 143>, <&cru 144>,       94             clocks = <&cru 143>, <&cru 144>,
 95                      <&cru 145>, <&cru 146>,       95                      <&cru 145>, <&cru 146>,
 96                      <&cru 147>;                   96                      <&cru 147>;
 97             clock-names = "aclk_mst", "aclk_sl     97             clock-names = "aclk_mst", "aclk_slv",
 98                           "aclk_dbi", "pclk",      98                           "aclk_dbi", "pclk",
 99                           "aux";                   99                           "aux";
100             device_type = "pci";                  100             device_type = "pci";
101             interrupts = <GIC_SPI 160 IRQ_TYPE    101             interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
102                          <GIC_SPI 159 IRQ_TYPE    102                          <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>,
103                          <GIC_SPI 158 IRQ_TYPE    103                          <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
104                          <GIC_SPI 157 IRQ_TYPE    104                          <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
105                          <GIC_SPI 156 IRQ_TYPE    105                          <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
106             interrupt-names = "sys", "pmc", "m    106             interrupt-names = "sys", "pmc", "msg", "legacy", "err";
107             linux,pci-domain = <2>;               107             linux,pci-domain = <2>;
108             max-link-speed = <2>;                 108             max-link-speed = <2>;
109             msi-map = <0x2000 &its 0x2000 0x10    109             msi-map = <0x2000 &its 0x2000 0x1000>;
110             num-lanes = <2>;                      110             num-lanes = <2>;
111             phys = <&pcie30phy>;                  111             phys = <&pcie30phy>;
112             phy-names = "pcie-phy";               112             phy-names = "pcie-phy";
113             power-domains = <&power 15>;          113             power-domains = <&power 15>;
114             ranges = <0x81000000 0x0 0x8080000    114             ranges = <0x81000000 0x0 0x80800000 0x3 0x80800000 0x0 0x100000>,
115                      <0x83000000 0x0 0x8090000    115                      <0x83000000 0x0 0x80900000 0x3 0x80900000 0x0 0x3f700000>;
116             resets = <&cru 193>;                  116             resets = <&cru 193>;
117             reset-names = "pipe";                 117             reset-names = "pipe";
118             #address-cells = <3>;                 118             #address-cells = <3>;
119             #size-cells = <2>;                    119             #size-cells = <2>;
120                                                   120 
121             legacy-interrupt-controller {         121             legacy-interrupt-controller {
122                 interrupt-controller;             122                 interrupt-controller;
123                 #address-cells = <0>;             123                 #address-cells = <0>;
124                 #interrupt-cells = <1>;           124                 #interrupt-cells = <1>;
125                 interrupt-parent = <&gic>;        125                 interrupt-parent = <&gic>;
126                 interrupts = <GIC_SPI 72 IRQ_T    126                 interrupts = <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>;
127             };                                    127             };
128         };                                        128         };
129     };                                            129     };
130 ...                                               130 ...
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php