~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/pci/xgene-pci.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/pci/xgene-pci.txt (Architecture sparc) and /Documentation/devicetree/bindings/pci/xgene-pci.txt (Architecture i386)


  1 * AppliedMicro X-Gene PCIe interface                1 * AppliedMicro X-Gene PCIe interface
  2                                                     2 
  3 Required properties:                                3 Required properties:
  4 - device_type: set to "pci"                         4 - device_type: set to "pci"
  5 - compatible: should contain "apm,xgene-pcie"       5 - compatible: should contain "apm,xgene-pcie" to identify the core.
  6 - reg: A list of physical base address and len      6 - reg: A list of physical base address and length for each set of controller
  7        registers. Must contain an entry for ea      7        registers. Must contain an entry for each entry in the reg-names
  8        property.                                    8        property.
  9 - reg-names: Must include the following entrie      9 - reg-names: Must include the following entries:
 10   "csr": controller configuration registers.       10   "csr": controller configuration registers.
 11   "cfg": PCIe configuration space registers.       11   "cfg": PCIe configuration space registers.
 12 - #address-cells: set to <3>                       12 - #address-cells: set to <3>
 13 - #size-cells: set to <2>                          13 - #size-cells: set to <2>
 14 - ranges: ranges for the outbound memory, I/O      14 - ranges: ranges for the outbound memory, I/O regions.
 15 - dma-ranges: ranges for the inbound memory re     15 - dma-ranges: ranges for the inbound memory regions.
 16 - #interrupt-cells: set to <1>                     16 - #interrupt-cells: set to <1>
 17 - interrupt-map-mask and interrupt-map: standa     17 - interrupt-map-mask and interrupt-map: standard PCI properties
 18         to define the mapping of the PCIe inte     18         to define the mapping of the PCIe interface to interrupt
 19         numbers.                                   19         numbers.
 20 - clocks: from common clock binding: handle to     20 - clocks: from common clock binding: handle to pci clock.
 21                                                    21 
 22 Optional properties:                               22 Optional properties:
 23 - status: Either "ok" or "disabled".               23 - status: Either "ok" or "disabled".
 24 - dma-coherent: Present if DMA operations are      24 - dma-coherent: Present if DMA operations are coherent
 25                                                    25 
 26 Example:                                           26 Example:
 27                                                    27 
 28         pcie0: pcie@1f2b0000 {                     28         pcie0: pcie@1f2b0000 {
 29                 status = "disabled";               29                 status = "disabled";
 30                 device_type = "pci";               30                 device_type = "pci";
 31                 compatible = "apm,xgene-storm-     31                 compatible = "apm,xgene-storm-pcie", "apm,xgene-pcie";
 32                 #interrupt-cells = <1>;            32                 #interrupt-cells = <1>;
 33                 #size-cells = <2>;                 33                 #size-cells = <2>;
 34                 #address-cells = <3>;              34                 #address-cells = <3>;
 35                 reg = < 0x00 0x1f2b0000 0x0 0x     35                 reg = < 0x00 0x1f2b0000 0x0 0x00010000   /* Controller registers */
 36                         0xe0 0xd0000000 0x0 0x     36                         0xe0 0xd0000000 0x0 0x00040000>; /* PCI config space */
 37                 reg-names = "csr", "cfg";          37                 reg-names = "csr", "cfg";
 38                 ranges = <0x01000000 0x00 0x00     38                 ranges = <0x01000000 0x00 0x00000000 0xe0 0x10000000 0x00 0x00010000   /* io */
 39                           0x02000000 0x00 0x80     39                           0x02000000 0x00 0x80000000 0xe1 0x80000000 0x00 0x80000000>; /* mem */
 40                 dma-ranges = <0x42000000 0x80      40                 dma-ranges = <0x42000000 0x80 0x00000000 0x80 0x00000000 0x00 0x80000000
 41                               0x42000000 0x00      41                               0x42000000 0x00 0x00000000 0x00 0x00000000 0x80 0x00000000>;
 42                 interrupt-map-mask = <0x0 0x0      42                 interrupt-map-mask = <0x0 0x0 0x0 0x7>;
 43                 interrupt-map = <0x0 0x0 0x0 0     43                 interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1
 44                                  0x0 0x0 0x0 0     44                                  0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1
 45                                  0x0 0x0 0x0 0     45                                  0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1
 46                                  0x0 0x0 0x0 0     46                                  0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>;
 47                 dma-coherent;                      47                 dma-coherent;
 48                 clocks = <&pcie0clk 0>;            48                 clocks = <&pcie0clk 0>;
 49         };                                         49         };
 50                                                    50 
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php