1 # SPDX-License-Identifier: (GPL-2.0-only OR BS 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 %YAML 1.2 2 %YAML 1.2
3 --- 3 ---
4 $id: http://devicetree.org/schemas/serial/medi 4 $id: http://devicetree.org/schemas/serial/mediatek,uart.yaml#
5 $schema: http://devicetree.org/meta-schemas/co 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
6 6
7 title: MediaTek Universal Asynchronous Receive 7 title: MediaTek Universal Asynchronous Receiver/Transmitter (UART)
8 8
9 maintainers: 9 maintainers:
10 - Matthias Brugger <matthias.bgg@gmail.com> 10 - Matthias Brugger <matthias.bgg@gmail.com>
11 11
12 allOf: 12 allOf:
13 - $ref: serial.yaml# 13 - $ref: serial.yaml#
14 14
15 description: | 15 description: |
16 The MediaTek UART is based on the basic 8250 16 The MediaTek UART is based on the basic 8250 UART and compatible
17 with 16550A, with enhancements for high spee 17 with 16550A, with enhancements for high speed baud rates and
18 support for DMA. 18 support for DMA.
19 19
20 properties: 20 properties:
21 compatible: 21 compatible:
22 oneOf: 22 oneOf:
23 - const: mediatek,mt6577-uart 23 - const: mediatek,mt6577-uart
24 - items: 24 - items:
25 - enum: 25 - enum:
26 - mediatek,mt2701-uart 26 - mediatek,mt2701-uart
27 - mediatek,mt2712-uart 27 - mediatek,mt2712-uart
28 - mediatek,mt6580-uart 28 - mediatek,mt6580-uart
29 - mediatek,mt6582-uart 29 - mediatek,mt6582-uart
30 - mediatek,mt6589-uart 30 - mediatek,mt6589-uart
31 - mediatek,mt6755-uart 31 - mediatek,mt6755-uart
32 - mediatek,mt6765-uart 32 - mediatek,mt6765-uart
33 - mediatek,mt6779-uart 33 - mediatek,mt6779-uart
34 - mediatek,mt6795-uart 34 - mediatek,mt6795-uart
35 - mediatek,mt6797-uart 35 - mediatek,mt6797-uart
36 - mediatek,mt7622-uart 36 - mediatek,mt7622-uart
37 - mediatek,mt7623-uart 37 - mediatek,mt7623-uart
38 - mediatek,mt7629-uart 38 - mediatek,mt7629-uart
39 - mediatek,mt7981-uart <<
40 - mediatek,mt7986-uart 39 - mediatek,mt7986-uart
41 - mediatek,mt7988-uart <<
42 - mediatek,mt8127-uart 40 - mediatek,mt8127-uart
43 - mediatek,mt8135-uart 41 - mediatek,mt8135-uart
44 - mediatek,mt8173-uart 42 - mediatek,mt8173-uart
45 - mediatek,mt8183-uart 43 - mediatek,mt8183-uart
46 - mediatek,mt8186-uart 44 - mediatek,mt8186-uart
47 - mediatek,mt8188-uart 45 - mediatek,mt8188-uart
48 - mediatek,mt8192-uart 46 - mediatek,mt8192-uart
49 - mediatek,mt8195-uart 47 - mediatek,mt8195-uart
50 - mediatek,mt8365-uart 48 - mediatek,mt8365-uart
51 - mediatek,mt8516-uart 49 - mediatek,mt8516-uart
52 - const: mediatek,mt6577-uart 50 - const: mediatek,mt6577-uart
53 51
54 reg: 52 reg:
55 description: The base address of the UART 53 description: The base address of the UART register bank
56 maxItems: 1 54 maxItems: 1
57 55
58 clocks: 56 clocks:
59 minItems: 1 57 minItems: 1
60 items: 58 items:
61 - description: The clock the baudrate is 59 - description: The clock the baudrate is derived from
62 - description: The bus clock for registe 60 - description: The bus clock for register accesses
63 61
64 clock-names: 62 clock-names:
65 minItems: 1 63 minItems: 1
66 items: 64 items:
67 - const: baud 65 - const: baud
68 - const: bus 66 - const: bus
69 67
70 dmas: 68 dmas:
71 items: 69 items:
72 - description: phandle to TX DMA 70 - description: phandle to TX DMA
73 - description: phandle to RX DMA 71 - description: phandle to RX DMA
74 72
75 dma-names: 73 dma-names:
76 items: 74 items:
77 - const: tx 75 - const: tx
78 - const: rx 76 - const: rx
79 77
80 interrupts: 78 interrupts:
81 minItems: 1 79 minItems: 1
82 maxItems: 2 80 maxItems: 2
83 81
84 interrupt-names: 82 interrupt-names:
85 description: 83 description:
86 The UART interrupt and optionally the RX 84 The UART interrupt and optionally the RX in-band wakeup interrupt.
87 minItems: 1 85 minItems: 1
88 items: 86 items:
89 - const: uart 87 - const: uart
90 - const: wakeup 88 - const: wakeup
91 89
92 pinctrl-0: true 90 pinctrl-0: true
93 pinctrl-1: true 91 pinctrl-1: true
94 92
95 pinctrl-names: 93 pinctrl-names:
96 minItems: 1 94 minItems: 1
97 items: 95 items:
98 - const: default 96 - const: default
99 - const: sleep 97 - const: sleep
100 98
101 required: 99 required:
102 - compatible 100 - compatible
103 - reg 101 - reg
104 - clocks 102 - clocks
105 - interrupts 103 - interrupts
106 104
107 unevaluatedProperties: false 105 unevaluatedProperties: false
108 106
109 examples: 107 examples:
110 - | 108 - |
111 #include <dt-bindings/interrupt-controller 109 #include <dt-bindings/interrupt-controller/arm-gic.h>
112 110
113 serial@11006000 { 111 serial@11006000 {
114 compatible = "mediatek,mt6589-uart", " 112 compatible = "mediatek,mt6589-uart", "mediatek,mt6577-uart";
115 reg = <0x11006000 0x400>; 113 reg = <0x11006000 0x400>;
116 interrupts = <GIC_SPI 51 IRQ_TYPE_LEVE 114 interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>,
117 <GIC_SPI 52 IRQ_TYPE_EDGE 115 <GIC_SPI 52 IRQ_TYPE_EDGE_FALLING>;
118 interrupt-names = "uart", "wakeup"; 116 interrupt-names = "uart", "wakeup";
119 clocks = <&uart_clk>, <&bus_clk>; 117 clocks = <&uart_clk>, <&bus_clk>;
120 clock-names = "baud", "bus"; 118 clock-names = "baud", "bus";
121 pinctrl-0 = <&uart_pin>; 119 pinctrl-0 = <&uart_pin>;
122 pinctrl-1 = <&uart_pin_sleep>; 120 pinctrl-1 = <&uart_pin_sleep>;
123 pinctrl-names = "default", "sleep"; 121 pinctrl-names = "default", "sleep";
124 }; 122 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.