~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/sound/mediatek,mt8365-afe.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/sound/mediatek,mt8365-afe.yaml (Architecture i386) and /Documentation/devicetree/bindings/sound/mediatek,mt8365-afe.yaml (Architecture sparc64)


  1 # SPDX-License-Identifier: (GPL-2.0-only OR BS      1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2                                           2 %YAML 1.2
  3 ---                                                 3 ---
  4 $id: http://devicetree.org/schemas/sound/media      4 $id: http://devicetree.org/schemas/sound/mediatek,mt8365-afe.yaml#
  5 $schema: http://devicetree.org/meta-schemas/co      5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6                                                     6 
  7 title: MediaTek Audio Front End PCM controller      7 title: MediaTek Audio Front End PCM controller for MT8365
  8                                                     8 
  9 maintainers:                                        9 maintainers:
 10   - Alexandre Mergnat <amergnat@baylibre.com>       10   - Alexandre Mergnat <amergnat@baylibre.com>
 11                                                    11 
 12 properties:                                        12 properties:
 13   compatible:                                      13   compatible:
 14     const: mediatek,mt8365-afe-pcm                 14     const: mediatek,mt8365-afe-pcm
 15                                                    15 
 16   reg:                                             16   reg:
 17     maxItems: 1                                    17     maxItems: 1
 18                                                    18 
 19   "#sound-dai-cells":                              19   "#sound-dai-cells":
 20     const: 0                                       20     const: 0
 21                                                    21 
 22   clocks:                                          22   clocks:
 23     items:                                         23     items:
 24       - description: 26M clock                     24       - description: 26M clock
 25       - description: mux for audio clock           25       - description: mux for audio clock
 26       - description: audio i2s0 mck                26       - description: audio i2s0 mck
 27       - description: audio i2s1 mck                27       - description: audio i2s1 mck
 28       - description: audio i2s2 mck                28       - description: audio i2s2 mck
 29       - description: audio i2s3 mck                29       - description: audio i2s3 mck
 30       - description: engen 1 clock                 30       - description: engen 1 clock
 31       - description: engen 2 clock                 31       - description: engen 2 clock
 32       - description: audio 1 clock                 32       - description: audio 1 clock
 33       - description: audio 2 clock                 33       - description: audio 2 clock
 34       - description: mux for i2s0                  34       - description: mux for i2s0
 35       - description: mux for i2s1                  35       - description: mux for i2s1
 36       - description: mux for i2s2                  36       - description: mux for i2s2
 37       - description: mux for i2s3                  37       - description: mux for i2s3
 38                                                    38 
 39   clock-names:                                     39   clock-names:
 40     items:                                         40     items:
 41       - const: top_clk26m_clk                      41       - const: top_clk26m_clk
 42       - const: top_audio_sel                       42       - const: top_audio_sel
 43       - const: audio_i2s0_m                        43       - const: audio_i2s0_m
 44       - const: audio_i2s1_m                        44       - const: audio_i2s1_m
 45       - const: audio_i2s2_m                        45       - const: audio_i2s2_m
 46       - const: audio_i2s3_m                        46       - const: audio_i2s3_m
 47       - const: engen1                              47       - const: engen1
 48       - const: engen2                              48       - const: engen2
 49       - const: aud1                                49       - const: aud1
 50       - const: aud2                                50       - const: aud2
 51       - const: i2s0_m_sel                          51       - const: i2s0_m_sel
 52       - const: i2s1_m_sel                          52       - const: i2s1_m_sel
 53       - const: i2s2_m_sel                          53       - const: i2s2_m_sel
 54       - const: i2s3_m_sel                          54       - const: i2s3_m_sel
 55                                                    55 
 56   interrupts:                                      56   interrupts:
 57     maxItems: 1                                    57     maxItems: 1
 58                                                    58 
 59   power-domains:                                   59   power-domains:
 60     maxItems: 1                                    60     maxItems: 1
 61                                                    61 
 62   mediatek,dmic-mode:                              62   mediatek,dmic-mode:
 63     $ref: /schemas/types.yaml#/definitions/uin     63     $ref: /schemas/types.yaml#/definitions/uint32
 64     description:                                   64     description:
 65       Indicates how many data pins are used to     65       Indicates how many data pins are used to transmit two channels of PDM
 66       signal. 1 means two wires, 0 means one w     66       signal. 1 means two wires, 0 means one wire. Default value is 0.
 67     enum:                                          67     enum:
 68       - 0 # one wire                               68       - 0 # one wire
 69       - 1 # two wires                              69       - 1 # two wires
 70                                                    70 
 71 required:                                          71 required:
 72   - compatible                                     72   - compatible
 73   - reg                                            73   - reg
 74   - clocks                                         74   - clocks
 75   - clock-names                                    75   - clock-names
 76   - interrupts                                     76   - interrupts
 77   - power-domains                                  77   - power-domains
 78                                                    78 
 79 additionalProperties: false                        79 additionalProperties: false
 80                                                    80 
 81 examples:                                          81 examples:
 82   - |                                              82   - |
 83     #include <dt-bindings/clock/mediatek,mt836     83     #include <dt-bindings/clock/mediatek,mt8365-clk.h>
 84     #include <dt-bindings/interrupt-controller     84     #include <dt-bindings/interrupt-controller/arm-gic.h>
 85     #include <dt-bindings/interrupt-controller     85     #include <dt-bindings/interrupt-controller/irq.h>
 86     #include <dt-bindings/power/mediatek,mt836     86     #include <dt-bindings/power/mediatek,mt8365-power.h>
 87                                                    87 
 88     soc {                                          88     soc {
 89         #address-cells = <2>;                      89         #address-cells = <2>;
 90         #size-cells = <2>;                         90         #size-cells = <2>;
 91                                                    91 
 92         audio-controller@11220000 {                92         audio-controller@11220000 {
 93             compatible = "mediatek,mt8365-afe-     93             compatible = "mediatek,mt8365-afe-pcm";
 94             reg = <0 0x11220000 0 0x1000>;         94             reg = <0 0x11220000 0 0x1000>;
 95             #sound-dai-cells = <0>;                95             #sound-dai-cells = <0>;
 96             clocks = <&clk26m>,                    96             clocks = <&clk26m>,
 97                      <&topckgen CLK_TOP_AUDIO_     97                      <&topckgen CLK_TOP_AUDIO_SEL>,
 98                      <&topckgen CLK_TOP_AUD_I2     98                      <&topckgen CLK_TOP_AUD_I2S0_M>,
 99                      <&topckgen CLK_TOP_AUD_I2     99                      <&topckgen CLK_TOP_AUD_I2S1_M>,
100                      <&topckgen CLK_TOP_AUD_I2    100                      <&topckgen CLK_TOP_AUD_I2S2_M>,
101                      <&topckgen CLK_TOP_AUD_I2    101                      <&topckgen CLK_TOP_AUD_I2S3_M>,
102                      <&topckgen CLK_TOP_AUD_EN    102                      <&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
103                      <&topckgen CLK_TOP_AUD_EN    103                      <&topckgen CLK_TOP_AUD_ENGEN2_SEL>,
104                      <&topckgen CLK_TOP_AUD_1_    104                      <&topckgen CLK_TOP_AUD_1_SEL>,
105                      <&topckgen CLK_TOP_AUD_2_    105                      <&topckgen CLK_TOP_AUD_2_SEL>,
106                      <&topckgen CLK_TOP_APLL_I    106                      <&topckgen CLK_TOP_APLL_I2S0_SEL>,
107                      <&topckgen CLK_TOP_APLL_I    107                      <&topckgen CLK_TOP_APLL_I2S1_SEL>,
108                      <&topckgen CLK_TOP_APLL_I    108                      <&topckgen CLK_TOP_APLL_I2S2_SEL>,
109                      <&topckgen CLK_TOP_APLL_I    109                      <&topckgen CLK_TOP_APLL_I2S3_SEL>;
110             clock-names = "top_clk26m_clk",       110             clock-names = "top_clk26m_clk",
111                           "top_audio_sel",        111                           "top_audio_sel",
112                           "audio_i2s0_m",         112                           "audio_i2s0_m",
113                           "audio_i2s1_m",         113                           "audio_i2s1_m",
114                           "audio_i2s2_m",         114                           "audio_i2s2_m",
115                           "audio_i2s3_m",         115                           "audio_i2s3_m",
116                           "engen1",               116                           "engen1",
117                           "engen2",               117                           "engen2",
118                           "aud1",                 118                           "aud1",
119                           "aud2",                 119                           "aud2",
120                           "i2s0_m_sel",           120                           "i2s0_m_sel",
121                           "i2s1_m_sel",           121                           "i2s1_m_sel",
122                           "i2s2_m_sel",           122                           "i2s2_m_sel",
123                           "i2s3_m_sel";           123                           "i2s3_m_sel";
124             interrupts = <GIC_SPI 97 IRQ_TYPE_    124             interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_LOW>;
125             power-domains = <&spm MT8365_POWER    125             power-domains = <&spm MT8365_POWER_DOMAIN_AUDIO>;
126             mediatek,dmic-mode = <1>;             126             mediatek,dmic-mode = <1>;
127         };                                        127         };
128     };                                            128     };
129                                                   129 
130 ...                                               130 ...
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php