~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/spi/nuvoton,npcm-fiu.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/spi/nuvoton,npcm-fiu.txt (Architecture i386) and /Documentation/devicetree/bindings/spi/nuvoton,npcm-fiu.txt (Architecture alpha)


  1 * Nuvoton FLASH Interface Unit (FIU) SPI Contr      1 * Nuvoton FLASH Interface Unit (FIU) SPI Controller
  2                                                     2 
  3 NPCM FIU supports single, dual and quad commun      3 NPCM FIU supports single, dual and quad communication interface.
  4                                                     4 
  5 The NPCM7XX supports three FIU modules,             5 The NPCM7XX supports three FIU modules,
  6 FIU0 and FIUx supports two chip selects,            6 FIU0 and FIUx supports two chip selects,
  7 FIU3 support four chip select.                      7 FIU3 support four chip select.
  8                                                     8 
  9 The NPCM8XX supports four FIU modules,              9 The NPCM8XX supports four FIU modules,
 10 FIU0 and FIUx supports two chip selects,           10 FIU0 and FIUx supports two chip selects,
 11 FIU1 and FIU3 supports four chip selects.          11 FIU1 and FIU3 supports four chip selects.
 12                                                    12 
 13 Required properties:                               13 Required properties:
 14   - compatible : "nuvoton,npcm750-fiu" for Pol     14   - compatible : "nuvoton,npcm750-fiu" for Poleg NPCM7XX BMC
 15                              "nuvoton,npcm845-     15                              "nuvoton,npcm845-fiu" for Arbel NPCM8XX BMC
 16   - #address-cells : should be 1.                  16   - #address-cells : should be 1.
 17   - #size-cells : should be 0.                     17   - #size-cells : should be 0.
 18   - reg : the first contains the register loca     18   - reg : the first contains the register location and length,
 19           the second contains the memory mappi     19           the second contains the memory mapping address and length
 20   - reg-names: Should contain the reg names "c     20   - reg-names: Should contain the reg names "control" and "memory"
 21   - clocks : phandle of FIU reference clock.       21   - clocks : phandle of FIU reference clock.
 22                                                    22 
 23 Required properties in case the pins can be mu     23 Required properties in case the pins can be muxed:
 24   - pinctrl-names : a pinctrl state named "def     24   - pinctrl-names : a pinctrl state named "default" must be defined.
 25   - pinctrl-0 : phandle referencing pin config     25   - pinctrl-0 : phandle referencing pin configuration of the device.
 26                                                    26 
 27 Optional property:                                 27 Optional property:
 28   - nuvoton,spix-mode: enable spix-mode for an     28   - nuvoton,spix-mode: enable spix-mode for an expansion bus to an ASIC or CPLD.
 29                                                    29 
 30 Aliases:                                           30 Aliases:
 31 - All the FIU controller nodes should be repre     31 - All the FIU controller nodes should be represented in the aliases node using
 32   the following format 'fiu{n}' where n is a u     32   the following format 'fiu{n}' where n is a unique number for the alias.
 33   In the NPCM7XX BMC:                              33   In the NPCM7XX BMC:
 34                 fiu0 represent fiu 0 controlle     34                 fiu0 represent fiu 0 controller
 35                 fiu1 represent fiu 3 controlle     35                 fiu1 represent fiu 3 controller
 36                 fiu2 represent fiu x controlle     36                 fiu2 represent fiu x controller
 37                                                    37 
 38   In the NPCM8XX BMC:                              38   In the NPCM8XX BMC:
 39                 fiu0 represent fiu 0 controlle     39                 fiu0 represent fiu 0 controller
 40                 fiu1 represent fiu 1 controlle     40                 fiu1 represent fiu 1 controller
 41                 fiu2 represent fiu 3 controlle     41                 fiu2 represent fiu 3 controller
 42                 fiu3 represent fiu x controlle     42                 fiu3 represent fiu x controller
 43                                                    43 
 44 Example:                                           44 Example:
 45 fiu3: spi@c00000000 {                              45 fiu3: spi@c00000000 {
 46         compatible = "nuvoton,npcm750-fiu";        46         compatible = "nuvoton,npcm750-fiu";
 47         #address-cells = <1>;                      47         #address-cells = <1>;
 48         #size-cells = <0>;                         48         #size-cells = <0>;
 49         reg = <0xfb000000 0x1000>, <0x80000000     49         reg = <0xfb000000 0x1000>, <0x80000000 0x10000000>;
 50         reg-names = "control", "memory";           50         reg-names = "control", "memory";
 51         clocks = <&clk NPCM7XX_CLK_AHB>;           51         clocks = <&clk NPCM7XX_CLK_AHB>;
 52         pinctrl-names = "default";                 52         pinctrl-names = "default";
 53         pinctrl-0 = <&spi3_pins>;                  53         pinctrl-0 = <&spi3_pins>;
 54         flash@0 {                                  54         flash@0 {
 55                         ...                        55                         ...
 56         };                                         56         };
 57 };                                                 57 };
 58                                                    58 
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php