1 Nuvoton NPCM Peripheral Serial Peripheral Inte
2
3 Nuvoton NPCM7xx SOC support two PSPI channels.
4
5 Required properties:
6 - compatible : "nuvoton,npcm750-pspi" for Pol
7 "nuvoton,npcm8
8 - #address-cells : should be 1. see spi-bus.t
9 - #size-cells : should be 0. see spi-bus.txt
10 - specifies physical base address and size of
11 - interrupts : contain PSPI interrupt.
12 - clocks : phandle of PSPI reference clock.
13 - clock-names: Should be "clk_apb5".
14 - pinctrl-names : a pinctrl state named "defa
15 - pinctrl-0 : phandle referencing pin configu
16 - resets : phandle to the reset control for t
17 - cs-gpios: Specifies the gpio pins to be use
18 See: Documentation/devicetree/bind
19
20 Optional properties:
21 - clock-frequency : Input clock frequency to t
22 Default is 25000000 Hz.
23
24 spi0: spi@f0200000 {
25 compatible = "nuvoton,npcm750-pspi";
26 reg = <0xf0200000 0x1000>;
27 pinctrl-names = "default";
28 pinctrl-0 = <&pspi1_pins>;
29 #address-cells = <1>;
30 #size-cells = <0>;
31 interrupts = <GIC_SPI 31 IRQ_TYPE_LEVE
32 clocks = <&clk NPCM7XX_CLK_APB5>;
33 clock-names = "clk_apb5";
34 resets = <&rstc NPCM7XX_RESET_IPSRST2
35 cs-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>
36 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.