~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/thermal/qcom-lmh.yaml (Architecture ppc) and /Documentation/devicetree/bindings/thermal/qcom-lmh.yaml (Architecture sparc)


  1 # SPDX-License-Identifier: (GPL-2.0-only OR BS      1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 # Copyright 2021 Linaro Ltd.                        2 # Copyright 2021 Linaro Ltd.
  3 %YAML 1.2                                           3 %YAML 1.2
  4 ---                                                 4 ---
  5 $id: http://devicetree.org/schemas/thermal/qco      5 $id: http://devicetree.org/schemas/thermal/qcom-lmh.yaml#
  6 $schema: http://devicetree.org/meta-schemas/co      6 $schema: http://devicetree.org/meta-schemas/core.yaml#
  7                                                     7 
  8 title: Qualcomm Limits Management Hardware(LMh      8 title: Qualcomm Limits Management Hardware(LMh)
  9                                                     9 
 10 maintainers:                                       10 maintainers:
 11   - Thara Gopinath <thara.gopinath@gmail.com>       11   - Thara Gopinath <thara.gopinath@gmail.com>
 12                                                    12 
 13 description:                                       13 description:
 14   Limits Management Hardware(LMh) is a hardwar     14   Limits Management Hardware(LMh) is a hardware infrastructure on some
 15   Qualcomm SoCs that can enforce temperature a     15   Qualcomm SoCs that can enforce temperature and current limits as
 16   programmed by software for certain IPs like      16   programmed by software for certain IPs like CPU.
 17                                                    17 
 18 properties:                                        18 properties:
 19   compatible:                                      19   compatible:
 20     oneOf:                                         20     oneOf:
 21       - enum:                                      21       - enum:
 22           - qcom,sc8180x-lmh                       22           - qcom,sc8180x-lmh
 23           - qcom,sdm845-lmh                        23           - qcom,sdm845-lmh
 24           - qcom,sm8150-lmh                        24           - qcom,sm8150-lmh
 25       - items:                                     25       - items:
 26           - const: qcom,qcm2290-lmh                26           - const: qcom,qcm2290-lmh
 27           - const: qcom,sm8150-lmh                 27           - const: qcom,sm8150-lmh
 28                                                    28 
 29   reg:                                             29   reg:
 30     items:                                         30     items:
 31       - description: core registers                31       - description: core registers
 32                                                    32 
 33   interrupts:                                      33   interrupts:
 34     maxItems: 1                                    34     maxItems: 1
 35                                                    35 
 36   '#interrupt-cells':                              36   '#interrupt-cells':
 37     const: 1                                       37     const: 1
 38                                                    38 
 39   interrupt-controller: true                       39   interrupt-controller: true
 40                                                    40 
 41   cpus:                                            41   cpus:
 42     description:                                   42     description:
 43       phandle of the first cpu in the LMh clus     43       phandle of the first cpu in the LMh cluster
 44     maxItems: 1                                    44     maxItems: 1
 45                                                    45 
 46   qcom,lmh-temp-arm-millicelsius:                  46   qcom,lmh-temp-arm-millicelsius:
 47     description:                                   47     description:
 48       An integer expressing temperature thresh     48       An integer expressing temperature threshold at which the LMh thermal
 49       FSM is engaged.                              49       FSM is engaged.
 50                                                    50 
 51   qcom,lmh-temp-low-millicelsius:                  51   qcom,lmh-temp-low-millicelsius:
 52     description:                                   52     description:
 53       An integer expressing temperature thresh     53       An integer expressing temperature threshold at which the state machine
 54       will attempt to remove frequency throttl     54       will attempt to remove frequency throttling.
 55                                                    55 
 56   qcom,lmh-temp-high-millicelsius:                 56   qcom,lmh-temp-high-millicelsius:
 57     description:                                   57     description:
 58       An integer expressing temperature thresh     58       An integer expressing temperature threshold at which the state machine
 59       will attempt to throttle the frequency.      59       will attempt to throttle the frequency.
 60                                                    60 
 61 required:                                          61 required:
 62   - compatible                                     62   - compatible
 63   - reg                                            63   - reg
 64   - interrupts                                     64   - interrupts
 65   - '#interrupt-cells'                             65   - '#interrupt-cells'
 66   - interrupt-controller                           66   - interrupt-controller
 67   - cpus                                           67   - cpus
 68   - qcom,lmh-temp-arm-millicelsius                 68   - qcom,lmh-temp-arm-millicelsius
 69   - qcom,lmh-temp-low-millicelsius                 69   - qcom,lmh-temp-low-millicelsius
 70   - qcom,lmh-temp-high-millicelsius                70   - qcom,lmh-temp-high-millicelsius
 71                                                    71 
 72 additionalProperties: false                        72 additionalProperties: false
 73                                                    73 
 74 examples:                                          74 examples:
 75   - |                                              75   - |
 76     #include <dt-bindings/interrupt-controller     76     #include <dt-bindings/interrupt-controller/arm-gic.h>
 77                                                    77 
 78     lmh@17d70800 {                                 78     lmh@17d70800 {
 79       compatible = "qcom,sdm845-lmh";              79       compatible = "qcom,sdm845-lmh";
 80       reg = <0x17d70800 0x400>;                    80       reg = <0x17d70800 0x400>;
 81       interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_     81       interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
 82       cpus = <&CPU4>;                              82       cpus = <&CPU4>;
 83       qcom,lmh-temp-arm-millicelsius = <65000>     83       qcom,lmh-temp-arm-millicelsius = <65000>;
 84       qcom,lmh-temp-low-millicelsius = <94500>     84       qcom,lmh-temp-low-millicelsius = <94500>;
 85       qcom,lmh-temp-high-millicelsius = <95000     85       qcom,lmh-temp-high-millicelsius = <95000>;
 86       interrupt-controller;                        86       interrupt-controller;
 87       #interrupt-cells = <1>;                      87       #interrupt-cells = <1>;
 88     };                                             88     };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php