~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/x86/ce4100.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/devicetree/bindings/x86/ce4100.txt (Version linux-6.12-rc7) and /Documentation/devicetree/bindings/x86/ce4100.txt (Version linux-5.2.21)


  1 CE4100 Device Tree Bindings                         1 CE4100 Device Tree Bindings
  2 ---------------------------                         2 ---------------------------
  3                                                     3 
  4 The CE4100 SoC uses for in core peripherals th      4 The CE4100 SoC uses for in core peripherals the following compatible
  5 format: <vendor>,<chip>-<device>.                   5 format: <vendor>,<chip>-<device>.
  6 Many of the "generic" devices like HPET or IO       6 Many of the "generic" devices like HPET or IO APIC have the ce4100
  7 name in their compatible property because they      7 name in their compatible property because they first appeared in this
  8 SoC.                                                8 SoC.
  9                                                     9 
 10 The CPU nodes                                      10 The CPU nodes
 11 -------------                                      11 -------------
 12                                                    12 
 13         cpus {                                     13         cpus {
 14                 #address-cells = <1>;              14                 #address-cells = <1>;
 15                 #size-cells = <0>;                 15                 #size-cells = <0>;
 16                                                    16 
 17                 cpu@0 {                            17                 cpu@0 {
 18                         device_type = "cpu";       18                         device_type = "cpu";
 19                         compatible = "intel,ce     19                         compatible = "intel,ce4100";
 20                         reg = <0x00>;              20                         reg = <0x00>;
 21                 };                                 21                 };
 22                                                    22 
 23                 cpu@2 {                            23                 cpu@2 {
 24                         device_type = "cpu";       24                         device_type = "cpu";
 25                         compatible = "intel,ce     25                         compatible = "intel,ce4100";
 26                         reg = <0x02>;              26                         reg = <0x02>;
 27                 };                                 27                 };
 28         };                                         28         };
 29                                                    29 
 30 A "cpu" node describes one logical processor (     30 A "cpu" node describes one logical processor (hardware thread).
 31                                                    31 
 32 Required properties:                               32 Required properties:
 33                                                    33 
 34 - device_type                                      34 - device_type
 35         Device type, must be "cpu".                35         Device type, must be "cpu".
 36                                                    36 
 37 - reg                                              37 - reg
 38         Local APIC ID, the unique number assig     38         Local APIC ID, the unique number assigned to each processor by
 39         system hardware.                           39         system hardware.
 40                                                    40 
 41 The SoC node                                       41 The SoC node
 42 ------------                                       42 ------------
 43                                                    43 
 44 This node describes the in-core peripherals. R     44 This node describes the in-core peripherals. Required property:
 45   compatible = "intel,ce4100-cp";                  45   compatible = "intel,ce4100-cp";
 46                                                    46 
 47 The PCI node                                       47 The PCI node
 48 ------------                                       48 ------------
 49 This node describes the PCI bus on the SoC. It     49 This node describes the PCI bus on the SoC. Its property should be
 50   compatible = "intel,ce4100-pci", "pci";          50   compatible = "intel,ce4100-pci", "pci";
 51                                                    51 
 52 If the OS is using the IO-APIC for interrupt r     52 If the OS is using the IO-APIC for interrupt routing then the reported
 53 interrupt numbers for devices is no longer tru     53 interrupt numbers for devices is no longer true. In order to obtain the
 54 correct interrupt number, the child node which     54 correct interrupt number, the child node which represents the device has
 55 to contain the interrupt property. Besides the     55 to contain the interrupt property. Besides the interrupt property it has
 56 to contain at least the reg property containin     56 to contain at least the reg property containing the PCI bus address and
 57 compatible property according to "PCI Bus Bind     57 compatible property according to "PCI Bus Binding Revision 2.1".
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php