1 =============== 1 ===============
2 AMDGPU Glossary 2 AMDGPU Glossary
3 =============== 3 ===============
4 4
5 Here you can find some generic acronyms used i 5 Here you can find some generic acronyms used in the amdgpu driver. Notice that
6 we have a dedicated glossary for Display Core 6 we have a dedicated glossary for Display Core at
7 'Documentation/gpu/amdgpu/display/dc-glossary. 7 'Documentation/gpu/amdgpu/display/dc-glossary.rst'.
8 8
9 .. glossary:: 9 .. glossary::
10 10
11 active_cu_number <<
12 The number of CUs that are active on the <<
13 CUs may be less than SE * SH * CU depend <<
14 <<
15 CP 11 CP
16 Command Processor 12 Command Processor
17 13
18 CPLIB 14 CPLIB
19 Content Protection Library 15 Content Protection Library
20 16
21 CU <<
22 Compute Unit <<
23 <<
24 DFS 17 DFS
25 Digital Frequency Synthesizer 18 Digital Frequency Synthesizer
26 19
27 ECP 20 ECP
28 Enhanced Content Protection 21 Enhanced Content Protection
29 22
30 EOP 23 EOP
31 End Of Pipe/Pipeline 24 End Of Pipe/Pipeline
32 25
33 GART <<
34 Graphics Address Remapping Table. This <<
35 page table used by the GPU kernel driver <<
36 (memory or MMIO space) into the GPU's ad <<
37 them. The name GART harkens back to the <<
38 provided an MMU that the GPU could use t <<
39 scattered pages for DMA. The MMU has si <<
40 name stuck. <<
41 <<
42 GC 26 GC
43 Graphics and Compute 27 Graphics and Compute
44 28
45 GMC 29 GMC
46 Graphic Memory Controller 30 Graphic Memory Controller
47 31
48 GPUVM <<
49 GPU Virtual Memory. This is the GPU's M <<
50 virtual address spaces that can be in fl <<
51 allow the GPU to remap VRAM and system r <<
52 spaces for use by the GPU kernel driver <<
53 These provide memory protection for diff <<
54 <<
55 GTT <<
56 Graphics Translation Tables. This is a <<
57 which provides access to system resource <<
58 use by the GPU. These addresses can be m <<
59 table for use by the kernel driver or in <<
60 for application usage. <<
61 <<
62 IH 32 IH
63 Interrupt Handler 33 Interrupt Handler
64 34
65 HQD 35 HQD
66 Hardware Queue Descriptor 36 Hardware Queue Descriptor
67 37
68 IB 38 IB
69 Indirect Buffer 39 Indirect Buffer
70 40
71 IP 41 IP
72 Intellectual Property blocks 42 Intellectual Property blocks
73 43
74 KCQ 44 KCQ
75 Kernel Compute Queue 45 Kernel Compute Queue
76 46
77 KGQ 47 KGQ
78 Kernel Graphics Queue 48 Kernel Graphics Queue
79 49
80 KIQ 50 KIQ
81 Kernel Interface Queue 51 Kernel Interface Queue
82 52
83 MEC 53 MEC
84 MicroEngine Compute 54 MicroEngine Compute
85 55
86 MES 56 MES
87 MicroEngine Scheduler 57 MicroEngine Scheduler
88 58
89 MMHUB 59 MMHUB
90 Multi-Media HUB 60 Multi-Media HUB
91 61
92 MQD 62 MQD
93 Memory Queue Descriptor 63 Memory Queue Descriptor
94 64
95 PPLib 65 PPLib
96 PowerPlay Library - PowerPlay is the pow 66 PowerPlay Library - PowerPlay is the power management component.
97 67
98 PSP 68 PSP
99 Platform Security Processor 69 Platform Security Processor
100 70
101 RLC !! 71 RCL
102 RunList Controller 72 RunList Controller
103 73
104 SDMA 74 SDMA
105 System DMA 75 System DMA
106 <<
107 SE <<
108 Shader Engine <<
109 <<
110 SH <<
111 SHader array <<
112 76
113 SMU 77 SMU
114 System Management Unit 78 System Management Unit
115 79
116 SS 80 SS
117 Spread Spectrum 81 Spread Spectrum
118 82
119 VCE 83 VCE
120 Video Compression Engine 84 Video Compression Engine
121 85
122 VCN 86 VCN
123 Video Codec Next 87 Video Codec Next
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.