~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/gpu/amdgpu/amdgpu-glossary.rst

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/gpu/amdgpu/amdgpu-glossary.rst (Version linux-6.12-rc7) and /Documentation/gpu/amdgpu/amdgpu-glossary.rst (Version linux-6.9.12)


  1 ===============                                     1 ===============
  2 AMDGPU Glossary                                     2 AMDGPU Glossary
  3 ===============                                     3 ===============
  4                                                     4 
  5 Here you can find some generic acronyms used i      5 Here you can find some generic acronyms used in the amdgpu driver. Notice that
  6 we have a dedicated glossary for Display Core       6 we have a dedicated glossary for Display Core at
  7 'Documentation/gpu/amdgpu/display/dc-glossary.      7 'Documentation/gpu/amdgpu/display/dc-glossary.rst'.
  8                                                     8 
  9 .. glossary::                                       9 .. glossary::
 10                                                    10 
 11     active_cu_number                               11     active_cu_number
 12       The number of CUs that are active on the     12       The number of CUs that are active on the system.  The number of active
 13       CUs may be less than SE * SH * CU depend     13       CUs may be less than SE * SH * CU depending on the board configuration.
 14                                                    14 
 15     CP                                             15     CP
 16       Command Processor                            16       Command Processor
 17                                                    17 
 18     CPLIB                                          18     CPLIB
 19       Content Protection Library                   19       Content Protection Library
 20                                                    20 
 21     CU                                             21     CU
 22       Compute Unit                                 22       Compute Unit
 23                                                    23 
 24     DFS                                            24     DFS
 25       Digital Frequency Synthesizer                25       Digital Frequency Synthesizer
 26                                                    26 
 27     ECP                                            27     ECP
 28       Enhanced Content Protection                  28       Enhanced Content Protection
 29                                                    29 
 30     EOP                                            30     EOP
 31       End Of Pipe/Pipeline                         31       End Of Pipe/Pipeline
 32                                                    32 
 33     GART                                           33     GART
 34       Graphics Address Remapping Table.  This      34       Graphics Address Remapping Table.  This is the name we use for the GPUVM
 35       page table used by the GPU kernel driver     35       page table used by the GPU kernel driver.  It remaps system resources
 36       (memory or MMIO space) into the GPU's ad     36       (memory or MMIO space) into the GPU's address space so the GPU can access
 37       them.  The name GART harkens back to the     37       them.  The name GART harkens back to the days of AGP when the platform
 38       provided an MMU that the GPU could use t     38       provided an MMU that the GPU could use to get a contiguous view of
 39       scattered pages for DMA.  The MMU has si     39       scattered pages for DMA.  The MMU has since moved on to the GPU, but the
 40       name stuck.                                  40       name stuck.
 41                                                    41 
 42     GC                                             42     GC
 43       Graphics and Compute                         43       Graphics and Compute
 44                                                    44 
 45     GMC                                            45     GMC
 46       Graphic Memory Controller                    46       Graphic Memory Controller
 47                                                    47 
 48     GPUVM                                          48     GPUVM
 49       GPU Virtual Memory.  This is the GPU's M     49       GPU Virtual Memory.  This is the GPU's MMU.  The GPU supports multiple
 50       virtual address spaces that can be in fl     50       virtual address spaces that can be in flight at any given time.  These
 51       allow the GPU to remap VRAM and system r     51       allow the GPU to remap VRAM and system resources into GPU virtual address
 52       spaces for use by the GPU kernel driver      52       spaces for use by the GPU kernel driver and applications using the GPU.
 53       These provide memory protection for diff     53       These provide memory protection for different applications using the GPU.
 54                                                    54 
 55     GTT                                            55     GTT
 56       Graphics Translation Tables.  This is a      56       Graphics Translation Tables.  This is a memory pool managed through TTM
 57       which provides access to system resource     57       which provides access to system resources (memory or MMIO space) for
 58       use by the GPU. These addresses can be m     58       use by the GPU. These addresses can be mapped into the "GART" GPUVM page
 59       table for use by the kernel driver or in     59       table for use by the kernel driver or into per process GPUVM page tables
 60       for application usage.                       60       for application usage.
 61                                                    61 
 62     IH                                             62     IH
 63       Interrupt Handler                            63       Interrupt Handler
 64                                                    64 
 65     HQD                                            65     HQD
 66       Hardware Queue Descriptor                    66       Hardware Queue Descriptor
 67                                                    67 
 68     IB                                             68     IB
 69       Indirect Buffer                              69       Indirect Buffer
 70                                                    70 
 71     IP                                             71     IP
 72         Intellectual Property blocks               72         Intellectual Property blocks
 73                                                    73 
 74     KCQ                                            74     KCQ
 75       Kernel Compute Queue                         75       Kernel Compute Queue
 76                                                    76 
 77     KGQ                                            77     KGQ
 78       Kernel Graphics Queue                        78       Kernel Graphics Queue
 79                                                    79 
 80     KIQ                                            80     KIQ
 81       Kernel Interface Queue                       81       Kernel Interface Queue
 82                                                    82 
 83     MEC                                            83     MEC
 84       MicroEngine Compute                          84       MicroEngine Compute
 85                                                    85 
 86     MES                                            86     MES
 87       MicroEngine Scheduler                        87       MicroEngine Scheduler
 88                                                    88 
 89     MMHUB                                          89     MMHUB
 90       Multi-Media HUB                              90       Multi-Media HUB
 91                                                    91 
 92     MQD                                            92     MQD
 93       Memory Queue Descriptor                      93       Memory Queue Descriptor
 94                                                    94 
 95     PPLib                                          95     PPLib
 96       PowerPlay Library - PowerPlay is the pow     96       PowerPlay Library - PowerPlay is the power management component.
 97                                                    97 
 98     PSP                                            98     PSP
 99         Platform Security Processor                99         Platform Security Processor
100                                                   100 
101     RLC                                           101     RLC
102       RunList Controller                          102       RunList Controller
103                                                   103 
104     SDMA                                          104     SDMA
105       System DMA                                  105       System DMA
106                                                   106 
107     SE                                            107     SE
108       Shader Engine                               108       Shader Engine
109                                                   109 
110     SH                                            110     SH
111       SHader array                                111       SHader array
112                                                   112 
113     SMU                                           113     SMU
114       System Management Unit                      114       System Management Unit
115                                                   115 
116     SS                                            116     SS
117       Spread Spectrum                             117       Spread Spectrum
118                                                   118 
119     VCE                                           119     VCE
120       Video Compression Engine                    120       Video Compression Engine
121                                                   121 
122     VCN                                           122     VCN
123       Video Codec Next                            123       Video Codec Next
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php