~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/virt/kvm/locking.rst

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /Documentation/virt/kvm/locking.rst (Version linux-6.12-rc7) and /Documentation/virt/kvm/locking.rst (Version linux-5.12.19)


  1 .. SPDX-License-Identifier: GPL-2.0                 1 .. SPDX-License-Identifier: GPL-2.0
  2                                                     2 
  3 =================                                   3 =================
  4 KVM Lock Overview                                   4 KVM Lock Overview
  5 =================                                   5 =================
  6                                                     6 
  7 1. Acquisition Orders                               7 1. Acquisition Orders
  8 ---------------------                               8 ---------------------
  9                                                     9 
 10 The acquisition orders for mutexes are as foll     10 The acquisition orders for mutexes are as follows:
 11                                                    11 
 12 - cpus_read_lock() is taken outside kvm_lock   << 
 13                                                << 
 14 - kvm_usage_lock is taken outside cpus_read_lo << 
 15                                                << 
 16 - kvm->lock is taken outside vcpu->mutex           12 - kvm->lock is taken outside vcpu->mutex
 17                                                    13 
 18 - kvm->lock is taken outside kvm->slots_lock a     14 - kvm->lock is taken outside kvm->slots_lock and kvm->irq_lock
 19                                                    15 
 20 - kvm->slots_lock is taken outside kvm->irq_lo     16 - kvm->slots_lock is taken outside kvm->irq_lock, though acquiring
 21   them together is quite rare.                     17   them together is quite rare.
 22                                                    18 
 23 - kvm->mn_active_invalidate_count ensures that << 
 24   invalidate_range_start() and invalidate_rang << 
 25   use the same memslots array.  kvm->slots_loc << 
 26   are taken on the waiting side when modifying << 
 27   must not take either kvm->slots_lock or kvm- << 
 28                                                << 
 29 cpus_read_lock() vs kvm_lock:                  << 
 30                                                << 
 31 - Taking cpus_read_lock() outside of kvm_lock  << 
 32   being the official ordering, as it is quite  << 
 33   cpus_read_lock() while holding kvm_lock.  Us << 
 34   e.g. avoid complex operations when possible. << 
 35                                                << 
 36 For SRCU:                                      << 
 37                                                << 
 38 - ``synchronize_srcu(&kvm->srcu)`` is called i << 
 39   for kvm->lock, vcpu->mutex and kvm->slots_lo << 
 40   be taken inside a kvm->srcu read-side critic << 
 41   following is broken::                        << 
 42                                                << 
 43       srcu_read_lock(&kvm->srcu);              << 
 44       mutex_lock(&kvm->slots_lock);            << 
 45                                                << 
 46 - kvm->slots_arch_lock instead is released bef << 
 47   ``synchronize_srcu()``.  It _can_ therefore  << 
 48   kvm->srcu read-side critical section, for ex << 
 49   a vmexit.                                    << 
 50                                                << 
 51 On x86:                                            19 On x86:
 52                                                    20 
 53 - vcpu->mutex is taken outside kvm->arch.hyper !!  21 - vcpu->mutex is taken outside kvm->arch.hyperv.hv_lock
 54                                                    22 
 55 - kvm->arch.mmu_lock is an rwlock; critical se !!  23 - kvm->arch.mmu_lock is an rwlock.  kvm->arch.tdp_mmu_pages_lock is
 56   kvm->arch.tdp_mmu_pages_lock and kvm->arch.m !!  24   taken inside kvm->arch.mmu_lock, and cannot be taken without already
 57   also take kvm->arch.mmu_lock                 !!  25   holding kvm->arch.mmu_lock (typically with ``read_lock``, otherwise
                                                   >>  26   there's no need to take kvm->arch.tdp_mmu_pages_lock at all).
 58                                                    27 
 59 Everything else is a leaf: no other lock is ta     28 Everything else is a leaf: no other lock is taken inside the critical
 60 sections.                                          29 sections.
 61                                                    30 
 62 2. Exception                                       31 2. Exception
 63 ------------                                       32 ------------
 64                                                    33 
 65 Fast page fault:                                   34 Fast page fault:
 66                                                    35 
 67 Fast page fault is the fast path which fixes t     36 Fast page fault is the fast path which fixes the guest page fault out of
 68 the mmu-lock on x86. Currently, the page fault     37 the mmu-lock on x86. Currently, the page fault can be fast in one of the
 69 following two cases:                               38 following two cases:
 70                                                    39 
 71 1. Access Tracking: The SPTE is not present, b     40 1. Access Tracking: The SPTE is not present, but it is marked for access
 72    tracking. That means we need to restore the !!  41    tracking i.e. the SPTE_SPECIAL_MASK is set. That means we need to
 73    described in more detail later below.       !!  42    restore the saved R/X bits. This is described in more detail later below.
 74                                                << 
 75 2. Write-Protection: The SPTE is present and t << 
 76    write-protect. That means we just need to c << 
 77                                                    43 
 78 What we use to avoid all the races is the Host !!  44 2. Write-Protection: The SPTE is present and the fault is
 79 on the spte:                                   !!  45    caused by write-protect. That means we just need to change the W bit of
 80                                                !!  46    the spte.
 81 - Host-writable means the gfn is writable in t !!  47 
 82   its KVM memslot.                             !!  48 What we use to avoid all the race is the SPTE_HOST_WRITEABLE bit and
 83 - MMU-writable means the gfn is writable in th !!  49 SPTE_MMU_WRITEABLE bit on the spte:
 84   write-protected by shadow page write-protect !!  50 
                                                   >>  51 - SPTE_HOST_WRITEABLE means the gfn is writable on host.
                                                   >>  52 - SPTE_MMU_WRITEABLE means the gfn is writable on mmu. The bit is set when
                                                   >>  53   the gfn is writable on guest mmu and it is not write-protected by shadow
                                                   >>  54   page write-protection.
 85                                                    55 
 86 On fast page fault path, we will use cmpxchg t     56 On fast page fault path, we will use cmpxchg to atomically set the spte W
 87 bit if spte.HOST_WRITEABLE = 1 and spte.WRITE_ !!  57 bit if spte.SPTE_HOST_WRITEABLE = 1 and spte.SPTE_WRITE_PROTECT = 1, or
 88 R/X bits if for an access-traced spte, or both !!  58 restore the saved R/X bits if VMX_EPT_TRACK_ACCESS mask is set, or both. This
 89 changing these bits can be detected by cmpxchg !!  59 is safe because whenever changing these bits can be detected by cmpxchg.
 90                                                    60 
 91 But we need carefully check these cases:           61 But we need carefully check these cases:
 92                                                    62 
 93 1) The mapping from gfn to pfn                     63 1) The mapping from gfn to pfn
 94                                                    64 
 95 The mapping from gfn to pfn may be changed sin     65 The mapping from gfn to pfn may be changed since we can only ensure the pfn
 96 is not changed during cmpxchg. This is a ABA p     66 is not changed during cmpxchg. This is a ABA problem, for example, below case
 97 will happen:                                       67 will happen:
 98                                                    68 
 99 +---------------------------------------------     69 +------------------------------------------------------------------------+
100 | At the beginning::                               70 | At the beginning::                                                     |
101 |                                                  71 |                                                                        |
102 |       gpte = gfn1                                72 |       gpte = gfn1                                                      |
103 |       gfn1 is mapped to pfn1 on host             73 |       gfn1 is mapped to pfn1 on host                                   |
104 |       spte is the shadow page table entry co     74 |       spte is the shadow page table entry corresponding with gpte and  |
105 |       spte = pfn1                                75 |       spte = pfn1                                                      |
106 +---------------------------------------------     76 +------------------------------------------------------------------------+
107 | On fast page fault path:                         77 | On fast page fault path:                                               |
108 +------------------------------------+--------     78 +------------------------------------+-----------------------------------+
109 | CPU 0:                             | CPU 1:      79 | CPU 0:                             | CPU 1:                            |
110 +------------------------------------+--------     80 +------------------------------------+-----------------------------------+
111 | ::                                 |             81 | ::                                 |                                   |
112 |                                    |             82 |                                    |                                   |
113 |   old_spte = *spte;                |             83 |   old_spte = *spte;                |                                   |
114 +------------------------------------+--------     84 +------------------------------------+-----------------------------------+
115 |                                    | pfn1 is     85 |                                    | pfn1 is swapped out::             |
116 |                                    |             86 |                                    |                                   |
117 |                                    |    spte     87 |                                    |    spte = 0;                      |
118 |                                    |             88 |                                    |                                   |
119 |                                    | pfn1 is     89 |                                    | pfn1 is re-alloced for gfn2.      |
120 |                                    |             90 |                                    |                                   |
121 |                                    | gpte is     91 |                                    | gpte is changed to point to       |
122 |                                    | gfn2 by     92 |                                    | gfn2 by the guest::               |
123 |                                    |             93 |                                    |                                   |
124 |                                    |    spte     94 |                                    |    spte = pfn1;                   |
125 +------------------------------------+--------     95 +------------------------------------+-----------------------------------+
126 | ::                                               96 | ::                                                                     |
127 |                                                  97 |                                                                        |
128 |   if (cmpxchg(spte, old_spte, old_spte+W)        98 |   if (cmpxchg(spte, old_spte, old_spte+W)                              |
129 |       mark_page_dirty(vcpu->kvm, gfn1)           99 |       mark_page_dirty(vcpu->kvm, gfn1)                                 |
130 |            OOPS!!!                              100 |            OOPS!!!                                                     |
131 +---------------------------------------------    101 +------------------------------------------------------------------------+
132                                                   102 
133 We dirty-log for gfn1, that means gfn2 is lost    103 We dirty-log for gfn1, that means gfn2 is lost in dirty-bitmap.
134                                                   104 
135 For direct sp, we can easily avoid it since th    105 For direct sp, we can easily avoid it since the spte of direct sp is fixed
136 to gfn.  For indirect sp, we disabled fast pag    106 to gfn.  For indirect sp, we disabled fast page fault for simplicity.
137                                                   107 
138 A solution for indirect sp could be to pin the    108 A solution for indirect sp could be to pin the gfn, for example via
139 gfn_to_pfn_memslot_atomic, before the cmpxchg. !! 109 kvm_vcpu_gfn_to_pfn_atomic, before the cmpxchg.  After the pinning:
140                                                   110 
141 - We have held the refcount of pfn; that means !! 111 - We have held the refcount of pfn that means the pfn can not be freed and
142   be reused for another gfn.                      112   be reused for another gfn.
143 - The pfn is writable and therefore it cannot     113 - The pfn is writable and therefore it cannot be shared between different gfns
144   by KSM.                                         114   by KSM.
145                                                   115 
146 Then, we can ensure the dirty bitmaps is corre    116 Then, we can ensure the dirty bitmaps is correctly set for a gfn.
147                                                   117 
148 2) Dirty bit tracking                             118 2) Dirty bit tracking
149                                                   119 
150 In the origin code, the spte can be fast updat    120 In the origin code, the spte can be fast updated (non-atomically) if the
151 spte is read-only and the Accessed bit has alr    121 spte is read-only and the Accessed bit has already been set since the
152 Accessed bit and Dirty bit can not be lost.       122 Accessed bit and Dirty bit can not be lost.
153                                                   123 
154 But it is not true after fast page fault since    124 But it is not true after fast page fault since the spte can be marked
155 writable between reading spte and updating spt    125 writable between reading spte and updating spte. Like below case:
156                                                   126 
157 +---------------------------------------------    127 +------------------------------------------------------------------------+
158 | At the beginning::                              128 | At the beginning::                                                     |
159 |                                                 129 |                                                                        |
160 |       spte.W = 0                                130 |       spte.W = 0                                                       |
161 |       spte.Accessed = 1                         131 |       spte.Accessed = 1                                                |
162 +------------------------------------+--------    132 +------------------------------------+-----------------------------------+
163 | CPU 0:                             | CPU 1:     133 | CPU 0:                             | CPU 1:                            |
164 +------------------------------------+--------    134 +------------------------------------+-----------------------------------+
165 | In mmu_spte_clear_track_bits()::   |            135 | In mmu_spte_clear_track_bits()::   |                                   |
166 |                                    |            136 |                                    |                                   |
167 |  old_spte = *spte;                 |            137 |  old_spte = *spte;                 |                                   |
168 |                                    |            138 |                                    |                                   |
169 |                                    |            139 |                                    |                                   |
170 |  /* 'if' condition is satisfied. */|            140 |  /* 'if' condition is satisfied. */|                                   |
171 |  if (old_spte.Accessed == 1 &&     |            141 |  if (old_spte.Accessed == 1 &&     |                                   |
172 |       old_spte.W == 0)             |            142 |       old_spte.W == 0)             |                                   |
173 |     spte = 0ull;                   |            143 |     spte = 0ull;                   |                                   |
174 +------------------------------------+--------    144 +------------------------------------+-----------------------------------+
175 |                                    | on fast    145 |                                    | on fast page fault path::         |
176 |                                    |            146 |                                    |                                   |
177 |                                    |    spte    147 |                                    |    spte.W = 1                     |
178 |                                    |            148 |                                    |                                   |
179 |                                    | memory     149 |                                    | memory write on the spte::        |
180 |                                    |            150 |                                    |                                   |
181 |                                    |    spte    151 |                                    |    spte.Dirty = 1                 |
182 +------------------------------------+--------    152 +------------------------------------+-----------------------------------+
183 |  ::                                |            153 |  ::                                |                                   |
184 |                                    |            154 |                                    |                                   |
185 |   else                             |            155 |   else                             |                                   |
186 |     old_spte = xchg(spte, 0ull)    |            156 |     old_spte = xchg(spte, 0ull)    |                                   |
187 |   if (old_spte.Accessed == 1)      |            157 |   if (old_spte.Accessed == 1)      |                                   |
188 |     kvm_set_pfn_accessed(spte.pfn);|            158 |     kvm_set_pfn_accessed(spte.pfn);|                                   |
189 |   if (old_spte.Dirty == 1)         |            159 |   if (old_spte.Dirty == 1)         |                                   |
190 |     kvm_set_pfn_dirty(spte.pfn);   |            160 |     kvm_set_pfn_dirty(spte.pfn);   |                                   |
191 |     OOPS!!!                        |            161 |     OOPS!!!                        |                                   |
192 +------------------------------------+--------    162 +------------------------------------+-----------------------------------+
193                                                   163 
194 The Dirty bit is lost in this case.               164 The Dirty bit is lost in this case.
195                                                   165 
196 In order to avoid this kind of issue, we alway    166 In order to avoid this kind of issue, we always treat the spte as "volatile"
197 if it can be updated out of mmu-lock [see spte !! 167 if it can be updated out of mmu-lock, see spte_has_volatile_bits(), it means,
198 the spte is always atomically updated in this     168 the spte is always atomically updated in this case.
199                                                   169 
200 3) flush tlbs due to spte updated                 170 3) flush tlbs due to spte updated
201                                                   171 
202 If the spte is updated from writable to read-o !! 172 If the spte is updated from writable to readonly, we should flush all TLBs,
203 otherwise rmap_write_protect will find a read-    173 otherwise rmap_write_protect will find a read-only spte, even though the
204 writable spte might be cached on a CPU's TLB.     174 writable spte might be cached on a CPU's TLB.
205                                                   175 
206 As mentioned before, the spte can be updated t    176 As mentioned before, the spte can be updated to writable out of mmu-lock on
207 fast page fault path. In order to easily audit !! 177 fast page fault path, in order to easily audit the path, we see if TLBs need
208 to be flushed caused this reason in mmu_spte_u !! 178 be flushed caused by this reason in mmu_spte_update() since this is a common
209 function to update spte (present -> present).     179 function to update spte (present -> present).
210                                                   180 
211 Since the spte is "volatile" if it can be upda    181 Since the spte is "volatile" if it can be updated out of mmu-lock, we always
212 atomically update the spte and the race caused !! 182 atomically update the spte, the race caused by fast page fault can be avoided,
213 See the comments in spte_has_volatile_bits() a    183 See the comments in spte_has_volatile_bits() and mmu_spte_update().
214                                                   184 
215 Lockless Access Tracking:                         185 Lockless Access Tracking:
216                                                   186 
217 This is used for Intel CPUs that are using EPT    187 This is used for Intel CPUs that are using EPT but do not support the EPT A/D
218 bits. In this case, PTEs are tagged as A/D dis !! 188 bits. In this case, when the KVM MMU notifier is called to track accesses to a
219 when the KVM MMU notifier is called to track a !! 189 page (via kvm_mmu_notifier_clear_flush_young), it marks the PTE as not-present
220 kvm_mmu_notifier_clear_flush_young), it marks  !! 190 by clearing the RWX bits in the PTE and storing the original R & X bits in
221 by clearing the RWX bits in the PTE and storin !! 191 some unused/ignored bits. In addition, the SPTE_SPECIAL_MASK is also set on the
222 unused/ignored bits. When the VM tries to acce !! 192 PTE (using the ignored bit 62). When the VM tries to access the page later on,
223 generated and the fast page fault mechanism de !! 193 a fault is generated and the fast page fault mechanism described above is used
224 atomically restore the PTE to a Present state. !! 194 to atomically restore the PTE to a Present state. The W bit is not saved when
225 PTE is marked for access tracking and during r !! 195 the PTE is marked for access tracking and during restoration to the Present
226 the W bit is set depending on whether or not i !! 196 state, the W bit is set depending on whether or not it was a write access. If
227 wasn't, then the W bit will remain clear until !! 197 it wasn't, then the W bit will remain clear until a write access happens, at
228 time it will be set using the Dirty tracking m !! 198 which time it will be set using the Dirty tracking mechanism described above.
229                                                   199 
230 3. Reference                                      200 3. Reference
231 ------------                                      201 ------------
232                                                   202 
233 ``kvm_lock``                                   !! 203 :Name:          kvm_lock
234 ^^^^^^^^^^^^                                   << 
235                                                << 
236 :Type:          mutex                             204 :Type:          mutex
237 :Arch:          any                               205 :Arch:          any
238 :Protects:      - vm_list                         206 :Protects:      - vm_list
239                                                   207 
240 ``kvm_usage_lock``                             !! 208 :Name:          kvm_count_lock
241 ^^^^^^^^^^^^^^^^^^                             !! 209 :Type:          raw_spinlock_t
242                                                << 
243 :Type:          mutex                          << 
244 :Arch:          any                               210 :Arch:          any
245 :Protects:      - kvm_usage_count              !! 211 :Protects:      - hardware virtualization enable/disable
246                 - hardware virtualization enab !! 212 :Comment:       'raw' because hardware enabling/disabling must be atomic /wrt
247 :Comment:       Exists to allow taking cpus_re !! 213                 migration.
248                 protected, which simplifies th << 
249                                                << 
250 ``kvm->mn_invalidate_lock``                    << 
251 ^^^^^^^^^^^^^^^^^^^^^^^^^^^                    << 
252                                                << 
253 :Type:          spinlock_t                     << 
254 :Arch:          any                            << 
255 :Protects:      mn_active_invalidate_count, mn << 
256                                                << 
257 ``kvm_arch::tsc_write_lock``                   << 
258 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^                   << 
259                                                   214 
260 :Type:          raw_spinlock_t                 !! 215 :Name:          kvm_arch::tsc_write_lock
                                                   >> 216 :Type:          raw_spinlock
261 :Arch:          x86                               217 :Arch:          x86
262 :Protects:      - kvm_arch::{last_tsc_write,la    218 :Protects:      - kvm_arch::{last_tsc_write,last_tsc_nsec,last_tsc_offset}
263                 - tsc offset in vmcb              219                 - tsc offset in vmcb
264 :Comment:       'raw' because updating the tsc    220 :Comment:       'raw' because updating the tsc offsets must not be preempted.
265                                                   221 
266 ``kvm->mmu_lock``                              !! 222 :Name:          kvm->mmu_lock
267 ^^^^^^^^^^^^^^^^^                              !! 223 :Type:          spinlock_t
268 :Type:          spinlock_t or rwlock_t         << 
269 :Arch:          any                               224 :Arch:          any
270 :Protects:      -shadow page/shadow tlb entry     225 :Protects:      -shadow page/shadow tlb entry
271 :Comment:       it is a spinlock since it is u    226 :Comment:       it is a spinlock since it is used in mmu notifier.
272                                                   227 
273 ``kvm->srcu``                                  !! 228 :Name:          kvm->srcu
274 ^^^^^^^^^^^^^                                  << 
275 :Type:          srcu lock                         229 :Type:          srcu lock
276 :Arch:          any                               230 :Arch:          any
277 :Protects:      - kvm->memslots                   231 :Protects:      - kvm->memslots
278                 - kvm->buses                      232                 - kvm->buses
279 :Comment:       The srcu read lock must be hel    233 :Comment:       The srcu read lock must be held while accessing memslots (e.g.
280                 when using gfn_to_* functions)    234                 when using gfn_to_* functions) and while accessing in-kernel
281                 MMIO/PIO address->device struc    235                 MMIO/PIO address->device structure mapping (kvm->buses).
282                 The srcu index can be stored i    236                 The srcu index can be stored in kvm_vcpu->srcu_idx per vcpu
283                 if it is needed by multiple fu    237                 if it is needed by multiple functions.
284                                                   238 
285 ``kvm->slots_arch_lock``                       !! 239 :Name:          blocked_vcpu_on_cpu_lock
286 ^^^^^^^^^^^^^^^^^^^^^^^^                       << 
287 :Type:          mutex                          << 
288 :Arch:          any (only needed on x86 though << 
289 :Protects:      any arch-specific fields of me << 
290                 in a ``kvm->srcu`` read-side c << 
291 :Comment:       must be held before reading th << 
292                 until after all changes to the << 
293                                                << 
294 ``wakeup_vcpus_on_cpu_lock``                   << 
295 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^                   << 
296 :Type:          spinlock_t                        240 :Type:          spinlock_t
297 :Arch:          x86                               241 :Arch:          x86
298 :Protects:      wakeup_vcpus_on_cpu            !! 242 :Protects:      blocked_vcpu_on_cpu
299 :Comment:       This is a per-CPU lock and it     243 :Comment:       This is a per-CPU lock and it is used for VT-d posted-interrupts.
300                 When VT-d posted-interrupts ar !! 244                 When VT-d posted-interrupts is supported and the VM has assigned
301                 devices, we put the blocked vC    245                 devices, we put the blocked vCPU on the list blocked_vcpu_on_cpu
302                 protected by blocked_vcpu_on_c !! 246                 protected by blocked_vcpu_on_cpu_lock, when VT-d hardware issues
303                 wakeup notification event sinc    247                 wakeup notification event since external interrupts from the
304                 assigned devices happens, we w    248                 assigned devices happens, we will find the vCPU on the list to
305                 wakeup.                           249                 wakeup.
306                                                << 
307 ``vendor_module_lock``                         << 
308 ^^^^^^^^^^^^^^^^^^^^^^                         << 
309 :Type:          mutex                          << 
310 :Arch:          x86                            << 
311 :Protects:      loading a vendor module (kvm_a << 
312 :Comment:       Exists because using kvm_lock  << 
313     in notifiers, e.g. __kvmclock_cpufreq_noti << 
314     cpu_hotplug_lock is held, e.g. from cpufre << 
315     operations need to take cpu_hotplug_lock w << 
316     updating static calls.                     << 
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php