~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/alpha/lib/memset.S

Version: ~ [ linux-6.11.5 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.58 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.114 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.169 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.228 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.284 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.322 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/alpha/lib/memset.S (Version linux-6.11.5) and /arch/alpha/lib/memset.S (Version linux-5.17.15)


  1 /* SPDX-License-Identifier: GPL-2.0 */              1 /* SPDX-License-Identifier: GPL-2.0 */
  2 /*                                                  2 /*
  3  * linux/arch/alpha/lib/memset.S                    3  * linux/arch/alpha/lib/memset.S
  4  *                                                  4  *
  5  * This is an efficient (and small) implementa      5  * This is an efficient (and small) implementation of the C library "memset()"
  6  * function for the alpha.                          6  * function for the alpha.
  7  *                                                  7  *
  8  *      (C) Copyright 1996 Linus Torvalds           8  *      (C) Copyright 1996 Linus Torvalds
  9  *                                                  9  *
 10  * This routine is "moral-ware": you are free      10  * This routine is "moral-ware": you are free to use it any way you wish, and
 11  * the only obligation I put on you is a moral     11  * the only obligation I put on you is a moral one: if you make any improvements
 12  * to the routine, please send me your improve     12  * to the routine, please send me your improvements for me to use similarly.
 13  *                                                 13  *
 14  * The scheduling comments are according to th     14  * The scheduling comments are according to the EV5 documentation (and done by 
 15  * hand, so they might well be incorrect, plea     15  * hand, so they might well be incorrect, please do tell me about it..)
 16  */                                                16  */
 17 #include <linux/export.h>                      !!  17 #include <asm/export.h>
 18         .set noat                                  18         .set noat
 19         .set noreorder                             19         .set noreorder
 20 .text                                              20 .text
 21         .globl memset                              21         .globl memset
 22         .globl __memset                            22         .globl __memset
 23         .globl ___memset                           23         .globl ___memset
 24         .globl __memset16                          24         .globl __memset16
 25         .globl __constant_c_memset                 25         .globl __constant_c_memset
 26                                                    26 
 27         .ent ___memset                             27         .ent ___memset
 28 .align 5                                           28 .align 5
 29 ___memset:                                         29 ___memset:
 30         .frame $30,0,$26,0                         30         .frame $30,0,$26,0
 31         .prologue 0                                31         .prologue 0
 32                                                    32 
 33         and $17,255,$1          /* E1 */           33         and $17,255,$1          /* E1 */
 34         insbl $17,1,$17         /* .. E0 */        34         insbl $17,1,$17         /* .. E0 */
 35         bis $17,$1,$17          /* E0 (p-c lat     35         bis $17,$1,$17          /* E0 (p-c latency, next cycle) */
 36         sll $17,16,$1           /* E1 (p-c lat     36         sll $17,16,$1           /* E1 (p-c latency, next cycle) */
 37                                                    37 
 38         bis $17,$1,$17          /* E0 (p-c lat     38         bis $17,$1,$17          /* E0 (p-c latency, next cycle) */
 39         sll $17,32,$1           /* E1 (p-c lat     39         sll $17,32,$1           /* E1 (p-c latency, next cycle) */
 40         bis $17,$1,$17          /* E0 (p-c lat     40         bis $17,$1,$17          /* E0 (p-c latency, next cycle) */
 41         ldq_u $31,0($30)        /* .. E1 */        41         ldq_u $31,0($30)        /* .. E1 */
 42                                                    42 
 43 .align 5                                           43 .align 5
 44 __constant_c_memset:                               44 __constant_c_memset:
 45         addq $18,$16,$6         /* E0 */           45         addq $18,$16,$6         /* E0 */
 46         bis $16,$16,$0          /* .. E1 */        46         bis $16,$16,$0          /* .. E1 */
 47         xor $16,$6,$1           /* E0 */           47         xor $16,$6,$1           /* E0 */
 48         ble $18,end             /* .. E1 */        48         ble $18,end             /* .. E1 */
 49                                                    49 
 50         bic $1,7,$1             /* E0 */           50         bic $1,7,$1             /* E0 */
 51         beq $1,within_one_quad  /* .. E1 (note     51         beq $1,within_one_quad  /* .. E1 (note EV5 zero-latency forwarding) */
 52         and $16,7,$3            /* E0 */           52         and $16,7,$3            /* E0 */
 53         beq $3,aligned          /* .. E1 (note     53         beq $3,aligned          /* .. E1 (note EV5 zero-latency forwarding) */
 54                                                    54 
 55         ldq_u $4,0($16)         /* E0 */           55         ldq_u $4,0($16)         /* E0 */
 56         bis $16,$16,$5          /* .. E1 */        56         bis $16,$16,$5          /* .. E1 */
 57         insql $17,$16,$2        /* E0 */           57         insql $17,$16,$2        /* E0 */
 58         subq $3,8,$3            /* .. E1 */        58         subq $3,8,$3            /* .. E1 */
 59                                                    59 
 60         addq $18,$3,$18         /* E0   $18 is     60         addq $18,$3,$18         /* E0   $18 is new count ($3 is negative) */
 61         mskql $4,$16,$4         /* .. E1 (and      61         mskql $4,$16,$4         /* .. E1 (and possible load stall) */
 62         subq $16,$3,$16         /* E0   $16 is     62         subq $16,$3,$16         /* E0   $16 is new aligned destination */
 63         bis $2,$4,$1            /* .. E1 */        63         bis $2,$4,$1            /* .. E1 */
 64                                                    64 
 65         bis $31,$31,$31         /* E0 */           65         bis $31,$31,$31         /* E0 */
 66         ldq_u $31,0($30)        /* .. E1 */        66         ldq_u $31,0($30)        /* .. E1 */
 67         stq_u $1,0($5)          /* E0 */           67         stq_u $1,0($5)          /* E0 */
 68         bis $31,$31,$31         /* .. E1 */        68         bis $31,$31,$31         /* .. E1 */
 69                                                    69 
 70 .align 4                                           70 .align 4
 71 aligned:                                           71 aligned:
 72         sra $18,3,$3            /* E0 */           72         sra $18,3,$3            /* E0 */
 73         and $18,7,$18           /* .. E1 */        73         and $18,7,$18           /* .. E1 */
 74         bis $16,$16,$5          /* E0 */           74         bis $16,$16,$5          /* E0 */
 75         beq $3,no_quad          /* .. E1 */        75         beq $3,no_quad          /* .. E1 */
 76                                                    76 
 77 .align 3                                           77 .align 3
 78 loop:                                              78 loop:
 79         stq $17,0($5)           /* E0 */           79         stq $17,0($5)           /* E0 */
 80         subq $3,1,$3            /* .. E1 */        80         subq $3,1,$3            /* .. E1 */
 81         addq $5,8,$5            /* E0 */           81         addq $5,8,$5            /* E0 */
 82         bne $3,loop             /* .. E1 */        82         bne $3,loop             /* .. E1 */
 83                                                    83 
 84 no_quad:                                           84 no_quad:
 85         bis $31,$31,$31         /* E0 */           85         bis $31,$31,$31         /* E0 */
 86         beq $18,end             /* .. E1 */        86         beq $18,end             /* .. E1 */
 87         ldq $7,0($5)            /* E0 */           87         ldq $7,0($5)            /* E0 */
 88         mskqh $7,$6,$2          /* .. E1 (and      88         mskqh $7,$6,$2          /* .. E1 (and load stall) */
 89                                                    89 
 90         insqh $17,$6,$4         /* E0 */           90         insqh $17,$6,$4         /* E0 */
 91         bis $2,$4,$1            /* .. E1 */        91         bis $2,$4,$1            /* .. E1 */
 92         stq $1,0($5)            /* E0 */           92         stq $1,0($5)            /* E0 */
 93         ret $31,($26),1         /* .. E1 */        93         ret $31,($26),1         /* .. E1 */
 94                                                    94 
 95 .align 3                                           95 .align 3
 96 within_one_quad:                                   96 within_one_quad:
 97         ldq_u $1,0($16)         /* E0 */           97         ldq_u $1,0($16)         /* E0 */
 98         insql $17,$16,$2        /* E1 */           98         insql $17,$16,$2        /* E1 */
 99         mskql $1,$16,$4         /* E0 (after l     99         mskql $1,$16,$4         /* E0 (after load stall) */
100         bis $2,$4,$2            /* E0 */          100         bis $2,$4,$2            /* E0 */
101                                                   101 
102         mskql $2,$6,$4          /* E0 */          102         mskql $2,$6,$4          /* E0 */
103         mskqh $1,$6,$2          /* .. E1 */       103         mskqh $1,$6,$2          /* .. E1 */
104         bis $2,$4,$1            /* E0 */          104         bis $2,$4,$1            /* E0 */
105         stq_u $1,0($16)         /* E0 */          105         stq_u $1,0($16)         /* E0 */
106                                                   106 
107 end:                                              107 end:
108         ret $31,($26),1         /* E1 */          108         ret $31,($26),1         /* E1 */
109         .end ___memset                            109         .end ___memset
110 EXPORT_SYMBOL(___memset)                          110 EXPORT_SYMBOL(___memset)
111 EXPORT_SYMBOL(__constant_c_memset)                111 EXPORT_SYMBOL(__constant_c_memset)
112                                                   112 
113         .align 5                                  113         .align 5
114         .ent __memset16                           114         .ent __memset16
115 __memset16:                                       115 __memset16:
116         .prologue 0                               116         .prologue 0
117                                                   117 
118         inswl $17,0,$1          /* E0 */          118         inswl $17,0,$1          /* E0 */
119         inswl $17,2,$2          /* E0 */          119         inswl $17,2,$2          /* E0 */
120         inswl $17,4,$3          /* E0 */          120         inswl $17,4,$3          /* E0 */
121         or $1,$2,$1             /* .. E1 */       121         or $1,$2,$1             /* .. E1 */
122         inswl $17,6,$4          /* E0 */          122         inswl $17,6,$4          /* E0 */
123         or $1,$3,$1             /* .. E1 */       123         or $1,$3,$1             /* .. E1 */
124         or $1,$4,$17            /* E0 */          124         or $1,$4,$17            /* E0 */
125         br __constant_c_memset  /* .. E1 */       125         br __constant_c_memset  /* .. E1 */
126                                                   126 
127         .end __memset16                           127         .end __memset16
128 EXPORT_SYMBOL(__memset16)                         128 EXPORT_SYMBOL(__memset16)
129                                                   129 
130 memset = ___memset                                130 memset = ___memset
131 __memset = ___memset                              131 __memset = ___memset
132         EXPORT_SYMBOL(memset)                     132         EXPORT_SYMBOL(memset)
133         EXPORT_SYMBOL(__memset)                   133         EXPORT_SYMBOL(__memset)
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php