1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3 * Copyright (C) 2017 Synopsys, Inc. (www.syno
4 */
5
6 /*
7 * Device Tree for ARC HS Development Kit
8 */
9 /dts-v1/;
10
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/reset/snps,hsdk-reset.h>
13
14 / {
15 model = "snps,hsdk";
16 compatible = "snps,hsdk";
17
18 #address-cells = <2>;
19 #size-cells = <2>;
20
21 chosen {
22 bootargs = "earlycon=uart8250,
23 };
24
25 aliases {
26 ethernet = &gmac;
27 };
28
29 cpus {
30 #address-cells = <1>;
31 #size-cells = <0>;
32
33 cpu@0 {
34 device_type = "cpu";
35 compatible = "snps,arc
36 reg = <0>;
37 clocks = <&core_clk>;
38 };
39
40 cpu@1 {
41 device_type = "cpu";
42 compatible = "snps,arc
43 reg = <1>;
44 clocks = <&core_clk>;
45 };
46
47 cpu@2 {
48 device_type = "cpu";
49 compatible = "snps,arc
50 reg = <2>;
51 clocks = <&core_clk>;
52 };
53
54 cpu@3 {
55 device_type = "cpu";
56 compatible = "snps,arc
57 reg = <3>;
58 clocks = <&core_clk>;
59 };
60 };
61
62 input_clk: input-clk {
63 #clock-cells = <0>;
64 compatible = "fixed-clock";
65 clock-frequency = <33333333>;
66 };
67
68 reg_5v0: regulator-5v0 {
69 compatible = "regulator-fixed"
70
71 regulator-name = "5v0-supply";
72 regulator-min-microvolt = <500
73 regulator-max-microvolt = <500
74 };
75
76 cpu_intc: cpu-interrupt-controller {
77 compatible = "snps,archs-intc"
78 interrupt-controller;
79 #interrupt-cells = <1>;
80 };
81
82 idu_intc: idu-interrupt-controller {
83 compatible = "snps,archs-idu-i
84 interrupt-controller;
85 #interrupt-cells = <1>;
86 interrupt-parent = <&cpu_intc>
87 };
88
89 arcpct: pct {
90 compatible = "snps,archs-pct";
91 interrupt-parent = <&cpu_intc>
92 interrupts = <20>;
93 };
94
95 /* TIMER0 with interrupt for clockeven
96 timer {
97 compatible = "snps,arc-timer";
98 interrupts = <16>;
99 interrupt-parent = <&cpu_intc>
100 clocks = <&core_clk>;
101 };
102
103 /* 64-bit Global Free Running Counter
104 gfrc {
105 compatible = "snps,archs-timer
106 clocks = <&core_clk>;
107 };
108
109 soc {
110 compatible = "simple-bus";
111 #address-cells = <1>;
112 #size-cells = <1>;
113 interrupt-parent = <&idu_intc>
114
115 ranges = <0x00000000 0x0 0xf00
116
117 cgu_rst: reset-controller@8a0
118 compatible = "snps,hsd
119 #reset-cells = <1>;
120 reg = <0x8a0 0x4>, <0x
121 };
122
123 core_clk: core-clk@0 {
124 compatible = "snps,hsd
125 reg = <0x00 0x10>, <0x
126 #clock-cells = <0>;
127 clocks = <&input_clk>;
128
129 /*
130 * Set initial core pl
131 * It will be applied
132 * on early boot.
133 */
134 assigned-clocks = <&co
135 assigned-clock-rates =
136 };
137
138 serial: serial@5000 {
139 compatible = "snps,dw-
140 reg = <0x5000 0x100>;
141 clock-frequency = <333
142 interrupts = <6>;
143 baud = <115200>;
144 reg-shift = <2>;
145 reg-io-width = <4>;
146 };
147
148 gmacclk: gmacclk {
149 compatible = "fixed-cl
150 clock-frequency = <400
151 #clock-cells = <0>;
152 };
153
154 mmcclk_ciu: mmcclk-ciu {
155 compatible = "fixed-cl
156 /*
157 * DW sdio controller
158 * controlled via regi
159 * unexpected default
160 * but it divides by 8
161 * works unstable (see
162 * We switched to the
163 * divisor (div-by-2)
164 * So add temporary fi
165 * to 50000000 Hz unti
166 */
167 clock-frequency = <500
168 #clock-cells = <0>;
169 };
170
171 mmcclk_biu: mmcclk-biu {
172 compatible = "fixed-cl
173 clock-frequency = <400
174 #clock-cells = <0>;
175 };
176
177 gpu_core_clk: gpu-core-clk {
178 compatible = "fixed-cl
179 clock-frequency = <400
180 #clock-cells = <0>;
181 };
182
183 gpu_dma_clk: gpu-dma-clk {
184 compatible = "fixed-cl
185 clock-frequency = <400
186 #clock-cells = <0>;
187 };
188
189 gpu_cfg_clk: gpu-cfg-clk {
190 compatible = "fixed-cl
191 clock-frequency = <200
192 #clock-cells = <0>;
193 };
194
195 dmac_core_clk: dmac-core-clk {
196 compatible = "fixed-cl
197 clock-frequency = <400
198 #clock-cells = <0>;
199 };
200
201 dmac_cfg_clk: dmac-gpu-cfg-clk
202 compatible = "fixed-cl
203 clock-frequency = <200
204 #clock-cells = <0>;
205 };
206
207 gmac: ethernet@8000 {
208 compatible = "snps,dwm
209 reg = <0x8000 0x2000>;
210 interrupts = <10>;
211 interrupt-names = "mac
212 phy-mode = "rgmii-id";
213 snps,pbl = <32>;
214 snps,multicast-filter-
215 clocks = <&gmacclk>;
216 clock-names = "stmmace
217 phy-handle = <&phy0>;
218 resets = <&cgu_rst HSD
219 reset-names = "stmmace
220 mac-address = [00 00 0
221 dma-coherent;
222
223 tx-fifo-depth = <4096>
224 rx-fifo-depth = <4096>
225
226 mdio {
227 #address-cells
228 #size-cells =
229 compatible = "
230 phy0: ethernet
231 reg =
232 };
233 };
234 };
235
236 usb@60000 {
237 compatible = "snps,hsd
238 reg = <0x60000 0x100>;
239 interrupts = <15>;
240 resets = <&cgu_rst HSD
241 dma-coherent;
242 };
243
244 usb@40000 {
245 compatible = "snps,hsd
246 reg = <0x40000 0x100>;
247 interrupts = <15>;
248 resets = <&cgu_rst HSD
249 dma-coherent;
250 };
251
252 mmc@a000 {
253 compatible = "altr,soc
254 reg = <0xa000 0x400>;
255 num-slots = <1>;
256 fifo-depth = <16>;
257 card-detect-delay = <2
258 clocks = <&mmcclk_biu>
259 clock-names = "biu", "
260 interrupts = <12>;
261 bus-width = <4>;
262 dma-coherent;
263 };
264
265 spi0: spi@20000 {
266 compatible = "snps,dw-
267 reg = <0x20000 0x100>;
268 #address-cells = <1>;
269 #size-cells = <0>;
270 interrupts = <16>;
271 num-cs = <2>;
272 reg-io-width = <4>;
273 clocks = <&input_clk>;
274 cs-gpios = <&creg_gpio
275 <&creg_gpio
276
277 flash@0 {
278 compatible = "
279 reg = <0>;
280 #address-cells
281 #size-cells =
282 spi-max-freque
283 };
284
285 adc@1 {
286 compatible = "
287 reg = <1>;
288 vref-supply =
289 spi-max-freque
290 };
291 };
292
293 creg_gpio: gpio@14b0 {
294 compatible = "snps,cre
295 reg = <0x14b0 0x4>;
296 gpio-controller;
297 #gpio-cells = <2>;
298 ngpios = <2>;
299 };
300
301 gpio: gpio@3000 {
302 compatible = "snps,dw-
303 reg = <0x3000 0x20>;
304 #address-cells = <1>;
305 #size-cells = <0>;
306
307 gpio_port_a: gpio-cont
308 compatible = "
309 gpio-controlle
310 #gpio-cells =
311 snps,nr-gpios
312 reg = <0>;
313 };
314 };
315
316 gpu_3d: gpu@90000 {
317 compatible = "vivante,
318 reg = <0x90000 0x4000>
319 clocks = <&gpu_dma_clk
320 <&gpu_cfg_clk
321 <&gpu_core_cl
322 <&gpu_core_cl
323 clock-names = "bus", "
324 interrupts = <28>;
325 };
326
327 dmac: dmac@80000 {
328 compatible = "snps,axi
329 reg = <0x80000 0x400>;
330 interrupts = <27>;
331 clocks = <&dmac_core_c
332 clock-names = "core-cl
333
334 dma-channels = <4>;
335 snps,dma-masters = <2>
336 snps,data-width = <3>;
337 snps,block-size = <409
338 snps,priority = <0 1 2
339 snps,axi-max-burst-len
340 };
341 };
342
343 memory@80000000 {
344 #address-cells = <2>;
345 #size-cells = <2>;
346 device_type = "memory";
347 reg = <0x0 0x80000000 0x0 0x40
348 /* 0x1 0x00000000 0x0 0x40
349 };
350 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.