~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arc/include/asm/mmu-arcv2.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/arc/include/asm/mmu-arcv2.h (Architecture alpha) and /arch/mips/include/asm-mips/mmu-arcv2.h (Architecture mips)


  1 /* SPDX-License-Identifier: GPL-2.0-only */         1 
  2 /*                                                
  3  * Copyright (C) 2004, 2007-2010, 2011-2012, 2    
  4  *                                                
  5  * MMUv3 (arc700) / MMUv4 (archs) are software    
  6  * This file contains the TLB access registers    
  7  */                                               
  8                                                   
  9 #ifndef _ASM_ARC_MMU_ARCV2_H                      
 10 #define _ASM_ARC_MMU_ARCV2_H                      
 11                                                   
 12 #include <soc/arc/aux.h>                          
 13                                                   
 14 /*                                                
 15  * TLB Management regs                            
 16  */                                               
 17 #define ARC_REG_MMU_BCR         0x06f             
 18                                                   
 19 #ifdef CONFIG_ARC_MMU_V3                          
 20 #define ARC_REG_TLBPD0          0x405             
 21 #define ARC_REG_TLBPD1          0x406             
 22 #define ARC_REG_TLBPD1HI        0       /* Dum    
 23 #define ARC_REG_TLBINDEX        0x407             
 24 #define ARC_REG_TLBCOMMAND      0x408             
 25 #define ARC_REG_PID             0x409             
 26 #define ARC_REG_SCRATCH_DATA0   0x418             
 27 #else                                             
 28 #define ARC_REG_TLBPD0          0x460             
 29 #define ARC_REG_TLBPD1          0x461             
 30 #define ARC_REG_TLBPD1HI        0x463             
 31 #define ARC_REG_TLBINDEX        0x464             
 32 #define ARC_REG_TLBCOMMAND      0x465             
 33 #define ARC_REG_PID             0x468             
 34 #define ARC_REG_SCRATCH_DATA0   0x46c             
 35 #endif                                            
 36                                                   
 37 /* Bits in MMU PID reg */                         
 38 #define __TLB_ENABLE            (1 << 31)         
 39 #define __PROG_ENABLE           (1 << 30)         
 40 #define MMU_ENABLE              (__TLB_ENABLE     
 41                                                   
 42 /* Bits in TLB Index reg */                       
 43 #define TLB_LKUP_ERR            0x80000000        
 44                                                   
 45 #ifdef CONFIG_ARC_MMU_V3                          
 46 #define TLB_DUP_ERR             (TLB_LKUP_ERR     
 47 #else                                             
 48 #define TLB_DUP_ERR             (TLB_LKUP_ERR     
 49 #endif                                            
 50                                                   
 51 /*                                                
 52  * TLB Commands                                   
 53  */                                               
 54 #define TLBWrite                0x1               
 55 #define TLBRead                 0x2               
 56 #define TLBGetIndex             0x3               
 57 #define TLBProbe                0x4               
 58 #define TLBWriteNI              0x5  /* write     
 59 #define TLBIVUTLB               0x6  /* explic    
 60                                                   
 61 #ifdef CONFIG_ARC_MMU_V4                          
 62 #define TLBInsertEntry          0x7               
 63 #define TLBDeleteEntry          0x8               
 64 #endif                                            
 65                                                   
 66 /* Masks for actual TLB "PD"s */                  
 67 #define PTE_BITS_IN_PD0         (_PAGE_GLOBAL     
 68 #define PTE_BITS_RWX            (_PAGE_EXECUTE    
 69                                                   
 70 #define PTE_BITS_NON_RWX_IN_PD1 (PAGE_MASK_PHY    
 71                                                   
 72 #ifndef __ASSEMBLY__                              
 73                                                   
 74 struct mm_struct;                                 
 75 extern int pae40_exist_but_not_enab(void);        
 76                                                   
 77 static inline int is_pae40_enabled(void)          
 78 {                                                 
 79         return IS_ENABLED(CONFIG_ARC_HAS_PAE40    
 80 }                                                 
 81                                                   
 82 static inline void mmu_setup_asid(struct mm_st    
 83 {                                                 
 84         write_aux_reg(ARC_REG_PID, asid | MMU_    
 85 }                                                 
 86                                                   
 87 static inline void mmu_setup_pgd(struct mm_str    
 88 {                                                 
 89         /* PGD cached in MMU reg to avoid 3 me    
 90 #ifdef CONFIG_ISA_ARCV2                           
 91         write_aux_reg(ARC_REG_SCRATCH_DATA0, (    
 92 #endif                                            
 93 }                                                 
 94                                                   
 95 #else                                             
 96                                                   
 97 .macro ARC_MMU_REENABLE reg                       
 98         lr \reg, [ARC_REG_PID]                    
 99         or \reg, \reg, MMU_ENABLE                 
100         sr \reg, [ARC_REG_PID]                    
101 .endm                                             
102                                                   
103 #endif /* !__ASSEMBLY__ */                        
104                                                   
105 #endif                                            
106                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php