~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/mm/cache-v4wt.S

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/arm/mm/cache-v4wt.S (Version linux-6.12-rc7) and /arch/sparc64/mm/cache-v4wt.S (Version linux-4.11.12)


  1 /* SPDX-License-Identifier: GPL-2.0-only */       
  2 /*                                                
  3  *  linux/arch/arm/mm/cache-v4wt.S                
  4  *                                                
  5  *  Copyright (C) 1997-2002 Russell king          
  6  *                                                
  7  *  ARMv4 write through cache operations suppo    
  8  *                                                
  9  *  We assume that the write buffer is not ena    
 10  */                                               
 11 #include <linux/linkage.h>                        
 12 #include <linux/init.h>                           
 13 #include <linux/cfi_types.h>                      
 14 #include <asm/assembler.h>                        
 15 #include <asm/page.h>                             
 16 #include "proc-macros.S"                          
 17                                                   
 18 /*                                                
 19  * The size of one data cache line.               
 20  */                                               
 21 #define CACHE_DLINESIZE 32                        
 22                                                   
 23 /*                                                
 24  * The number of data cache segments.             
 25  */                                               
 26 #define CACHE_DSEGMENTS 8                         
 27                                                   
 28 /*                                                
 29  * The number of lines in a cache segment.        
 30  */                                               
 31 #define CACHE_DENTRIES  64                        
 32                                                   
 33 /*                                                
 34  * This is the size at which it becomes more e    
 35  * clean the whole cache, rather than using th    
 36  * cache line maintenance instructions.           
 37  *                                                
 38  * *** This needs benchmarking                    
 39  */                                               
 40 #define CACHE_DLIMIT    16384                     
 41                                                   
 42 /*                                                
 43  *      flush_icache_all()                        
 44  *                                                
 45  *      Unconditionally clean and invalidate t    
 46  */                                               
 47 SYM_TYPED_FUNC_START(v4wt_flush_icache_all)       
 48         mov     r0, #0                            
 49         mcr     p15, 0, r0, c7, c5, 0             
 50         ret     lr                                
 51 SYM_FUNC_END(v4wt_flush_icache_all)               
 52                                                   
 53 /*                                                
 54  *      flush_user_cache_all()                    
 55  *                                                
 56  *      Invalidate all cache entries in a part    
 57  *      space.                                    
 58  */                                               
 59 SYM_FUNC_ALIAS(v4wt_flush_user_cache_all, v4wt    
 60                                                   
 61 /*                                                
 62  *      flush_kern_cache_all()                    
 63  *                                                
 64  *      Clean and invalidate the entire cache.    
 65  */                                               
 66 SYM_TYPED_FUNC_START(v4wt_flush_kern_cache_all    
 67         mov     r2, #VM_EXEC                      
 68         mov     ip, #0                            
 69 __flush_whole_cache:                              
 70         tst     r2, #VM_EXEC                      
 71         mcrne   p15, 0, ip, c7, c5, 0             
 72         mcr     p15, 0, ip, c7, c6, 0             
 73         ret     lr                                
 74 SYM_FUNC_END(v4wt_flush_kern_cache_all)           
 75                                                   
 76 /*                                                
 77  *      flush_user_cache_range(start, end, fla    
 78  *                                                
 79  *      Clean and invalidate a range of cache     
 80  *      address space.                            
 81  *                                                
 82  *      - start - start address (inclusive, pa    
 83  *      - end   - end address (exclusive, page    
 84  *      - flags - vma_area_struct flags descri    
 85  */                                               
 86 SYM_TYPED_FUNC_START(v4wt_flush_user_cache_ran    
 87         sub     r3, r1, r0                        
 88         cmp     r3, #CACHE_DLIMIT                 
 89         bhs     __flush_whole_cache               
 90                                                   
 91 1:      mcr     p15, 0, r0, c7, c6, 1             
 92         tst     r2, #VM_EXEC                      
 93         mcrne   p15, 0, r0, c7, c5, 1             
 94         add     r0, r0, #CACHE_DLINESIZE          
 95         cmp     r0, r1                            
 96         blo     1b                                
 97         ret     lr                                
 98 SYM_FUNC_END(v4wt_flush_user_cache_range)         
 99                                                   
100 /*                                                
101  *      coherent_kern_range(start, end)           
102  *                                                
103  *      Ensure coherency between the Icache an    
104  *      region described by start.  If you hav    
105  *      Harvard caches, you need to implement     
106  *                                                
107  *      - start  - virtual start address          
108  *      - end    - virtual end address            
109  */                                               
110 SYM_TYPED_FUNC_START(v4wt_coherent_kern_range)    
111 #ifdef CONFIG_CFI_CLANG /* Fallthrough if !CFI    
112         b       v4wt_coherent_user_range          
113 #endif                                            
114 SYM_FUNC_END(v4wt_coherent_kern_range)            
115                                                   
116 /*                                                
117  *      coherent_user_range(start, end)           
118  *                                                
119  *      Ensure coherency between the Icache an    
120  *      region described by start.  If you hav    
121  *      Harvard caches, you need to implement     
122  *                                                
123  *      - start  - virtual start address          
124  *      - end    - virtual end address            
125  */                                               
126 SYM_TYPED_FUNC_START(v4wt_coherent_user_range)    
127         bic     r0, r0, #CACHE_DLINESIZE - 1      
128 1:      mcr     p15, 0, r0, c7, c5, 1             
129         add     r0, r0, #CACHE_DLINESIZE          
130         cmp     r0, r1                            
131         blo     1b                                
132         mov     r0, #0                            
133         ret     lr                                
134 SYM_FUNC_END(v4wt_coherent_user_range)            
135                                                   
136 /*                                                
137  *      flush_kern_dcache_area(void *addr, siz    
138  *                                                
139  *      Ensure no D cache aliasing occurs, eit    
140  *      the I cache                               
141  *                                                
142  *      - addr  - kernel address                  
143  *      - size  - region size                     
144  */                                               
145 SYM_TYPED_FUNC_START(v4wt_flush_kern_dcache_ar    
146         mov     r2, #0                            
147         mcr     p15, 0, r2, c7, c5, 0             
148         add     r1, r0, r1                        
149         b       v4wt_dma_inv_range                
150 SYM_FUNC_END(v4wt_flush_kern_dcache_area)         
151                                                   
152 /*                                                
153  *      dma_inv_range(start, end)                 
154  *                                                
155  *      Invalidate (discard) the specified vir    
156  *      May not write back any entries.  If 's    
157  *      are not cache line aligned, those line    
158  *      back.                                     
159  *                                                
160  *      - start  - virtual start address          
161  *      - end    - virtual end address            
162  */                                               
163 v4wt_dma_inv_range:                               
164         bic     r0, r0, #CACHE_DLINESIZE - 1      
165 1:      mcr     p15, 0, r0, c7, c6, 1             
166         add     r0, r0, #CACHE_DLINESIZE          
167         cmp     r0, r1                            
168         blo     1b                                
169         ret     lr                                
170                                                   
171 /*                                                
172  *      dma_flush_range(start, end)               
173  *                                                
174  *      Clean and invalidate the specified vir    
175  *                                                
176  *      - start  - virtual start address          
177  *      - end    - virtual end address            
178 */                                                
179 SYM_TYPED_FUNC_START(v4wt_dma_flush_range)        
180         b       v4wt_dma_inv_range                
181 SYM_FUNC_END(v4wt_dma_flush_range)                
182                                                   
183 /*                                                
184  *      dma_unmap_area(start, size, dir)          
185  *      - start - kernel virtual start address    
186  *      - size  - size of region                  
187  *      - dir   - DMA direction                   
188  */                                               
189 SYM_TYPED_FUNC_START(v4wt_dma_unmap_area)         
190         add     r1, r1, r0                        
191         teq     r2, #DMA_TO_DEVICE                
192         bne     v4wt_dma_inv_range                
193         ret     lr                                
194 SYM_FUNC_END(v4wt_dma_unmap_area)                 
195                                                   
196 /*                                                
197  *      dma_map_area(start, size, dir)            
198  *      - start - kernel virtual start address    
199  *      - size  - size of region                  
200  *      - dir   - DMA direction                   
201  */                                               
202 SYM_TYPED_FUNC_START(v4wt_dma_map_area)           
203         ret     lr                                
204 SYM_FUNC_END(v4wt_dma_map_area)                   
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php