~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi (Version linux-6.11-rc3) and /arch/i386/boot/dts/cavium/thunder2-99xx.dtsi (Version linux-5.18.19)


  1 // SPDX-License-Identifier: GPL-2.0-or-later      
  2 /*                                                
  3  * dtsi file for Cavium ThunderX2 CN99XX proce    
  4  *                                                
  5  * Copyright (c) 2017 Cavium Inc.                 
  6  * Copyright (c) 2013-2016 Broadcom               
  7  * Author: Zi Shen Lim <zlim@broadcom.com>         
  8  */                                               
  9                                                   
 10 #include <dt-bindings/interrupt-controller/arm    
 11                                                   
 12 / {                                               
 13         model = "Cavium ThunderX2 CN99XX";        
 14         compatible = "cavium,thunderx2-cn9900"    
 15         interrupt-parent = <&gic>;                
 16         #address-cells = <2>;                     
 17         #size-cells = <2>;                        
 18                                                   
 19         /* just 4 cpus now, 128 needed in full    
 20         cpus {                                    
 21                 #address-cells = <0x2>;           
 22                 #size-cells = <0x0>;              
 23                                                   
 24                 cpu@0 {                           
 25                         device_type = "cpu";      
 26                         compatible = "cavium,t    
 27                         reg = <0x0 0x0>;          
 28                         enable-method = "psci"    
 29                 };                                
 30                                                   
 31                 cpu@1 {                           
 32                         device_type = "cpu";      
 33                         compatible = "cavium,t    
 34                         reg = <0x0 0x1>;          
 35                         enable-method = "psci"    
 36                 };                                
 37                                                   
 38                 cpu@2 {                           
 39                         device_type = "cpu";      
 40                         compatible = "cavium,t    
 41                         reg = <0x0 0x2>;          
 42                         enable-method = "psci"    
 43                 };                                
 44                                                   
 45                 cpu@3 {                           
 46                         device_type = "cpu";      
 47                         compatible = "cavium,t    
 48                         reg = <0x0 0x3>;          
 49                         enable-method = "psci"    
 50                 };                                
 51         };                                        
 52                                                   
 53         psci {                                    
 54                 compatible = "arm,psci-0.2";      
 55                 method = "smc";                   
 56         };                                        
 57                                                   
 58         gic: interrupt-controller@4000080000 {    
 59                 compatible = "arm,gic-v3";        
 60                 #interrupt-cells = <3>;           
 61                 #address-cells = <2>;             
 62                 #size-cells = <2>;                
 63                 ranges;                           
 64                 interrupt-controller;             
 65                 #redistributor-regions = <1>;     
 66                 reg = <0x04 0x00080000 0x0 0x2    
 67                       <0x04 0x01000000 0x0 0x1    
 68                 interrupts = <GIC_PPI 9 IRQ_TY    
 69                                                   
 70                 gicits: msi-controller@4000100    
 71                         compatible = "arm,gic-    
 72                         msi-controller;           
 73                         reg = <0x04 0x00100000    
 74                 };                                
 75         };                                        
 76                                                   
 77         timer {                                   
 78                 compatible = "arm,armv8-timer"    
 79                 interrupts = <GIC_PPI 13 IRQ_T    
 80                              <GIC_PPI 14 IRQ_T    
 81                              <GIC_PPI 11 IRQ_T    
 82                              <GIC_PPI 10 IRQ_T    
 83         };                                        
 84                                                   
 85         pmu {                                     
 86                 compatible = "brcm,vulcan-pmu"    
 87                 interrupts = <GIC_PPI 7 IRQ_TY    
 88         };                                        
 89                                                   
 90         clk125mhz: uart_clk125mhz {               
 91                 compatible = "fixed-clock";       
 92                 #clock-cells = <0>;               
 93                 clock-frequency = <125000000>;    
 94                 clock-output-names = "clk125mh    
 95         };                                        
 96                                                   
 97         pcie@30000000 {                           
 98                 compatible = "pci-host-ecam-ge    
 99                 device_type = "pci";              
100                 #interrupt-cells = <1>;           
101                 #address-cells = <3>;             
102                 #size-cells = <2>;                
103                                                   
104                 /* ECAM at 0x3000_0000 - 0x400    
105                 reg = <0x0 0x30000000  0x0 0x1    
106                                                   
107                 /*                                
108                  * PCI ranges:                    
109                  *   IO         no supported      
110                  *   MEM        0x4000_0000 -     
111                  *   MEM64 pref 0x40_0000_0000    
112                  */                               
113                 ranges =                          
114                   <0x02000000    0 0x40000000     
115                    0x43000000 0x40 0x00000000     
116                 bus-range = <0 0xff>;             
117                 interrupt-map-mask = <0 0 0 7>    
118                 interrupt-map =                   
119                       /* addr  pin  ic   icadd    
120                         <0 0 0  1  &gic   0 0     
121                          0 0 0  2  &gic   0 0     
122                          0 0 0  3  &gic   0 0     
123                          0 0 0  4  &gic   0 0     
124                 msi-parent = <&gicits>;           
125                 dma-coherent;                     
126         };                                        
127                                                   
128         soc {                                     
129                 compatible = "simple-bus";        
130                 #address-cells = <2>;             
131                 #size-cells = <2>;                
132                 ranges;                           
133                                                   
134                 uart0: serial@402020000 {         
135                         compatible = "arm,pl01    
136                         reg = <0x04 0x02020000    
137                         interrupt-parent = <&g    
138                         interrupts = <GIC_SPI     
139                         clocks = <&clk125mhz>;    
140                         clock-names = "apb_pcl    
141                 };                                
142         };                                        
143                                                   
144 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php