~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/arm64/boot/dts/marvell/armada-ap807-quad.dtsi (Version linux-6.12-rc7) and /arch/i386/boot/dts/marvell/armada-ap807-quad.dtsi (Version linux-6.1.116)


  1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)     
  2 /*                                                
  3  * Device Tree file for Marvell Armada AP807 Q    
  4  *                                                
  5  * Copyright (C) 2019 Marvell Technology Group    
  6  */                                               
  7                                                   
  8 #include "armada-ap807.dtsi"                      
  9                                                   
 10 / {                                               
 11         model = "Marvell Armada AP807 Quad";      
 12         compatible = "marvell,armada-ap807-qua    
 13                                                   
 14         cpus {                                    
 15                 #address-cells = <1>;             
 16                 #size-cells = <0>;                
 17                                                   
 18                 cpu0: cpu@0 {                     
 19                         device_type = "cpu";      
 20                         compatible = "arm,cort    
 21                         reg = <0x000>;            
 22                         enable-method = "psci"    
 23                         #cooling-cells = <2>;     
 24                         clocks = <&cpu_clk 0>;    
 25                         i-cache-size = <0xc000    
 26                         i-cache-line-size = <6    
 27                         i-cache-sets = <256>;     
 28                         d-cache-size = <0x8000    
 29                         d-cache-line-size = <6    
 30                         d-cache-sets = <256>;     
 31                         next-level-cache = <&l    
 32                 };                                
 33                 cpu1: cpu@1 {                     
 34                         device_type = "cpu";      
 35                         compatible = "arm,cort    
 36                         reg = <0x001>;            
 37                         enable-method = "psci"    
 38                         #cooling-cells = <2>;     
 39                         clocks = <&cpu_clk 0>;    
 40                         i-cache-size = <0xc000    
 41                         i-cache-line-size = <6    
 42                         i-cache-sets = <256>;     
 43                         d-cache-size = <0x8000    
 44                         d-cache-line-size = <6    
 45                         d-cache-sets = <256>;     
 46                         next-level-cache = <&l    
 47                 };                                
 48                 cpu2: cpu@100 {                   
 49                         device_type = "cpu";      
 50                         compatible = "arm,cort    
 51                         reg = <0x100>;            
 52                         enable-method = "psci"    
 53                         #cooling-cells = <2>;     
 54                         clocks = <&cpu_clk 1>;    
 55                         i-cache-size = <0xc000    
 56                         i-cache-line-size = <6    
 57                         i-cache-sets = <256>;     
 58                         d-cache-size = <0x8000    
 59                         d-cache-line-size = <6    
 60                         d-cache-sets = <256>;     
 61                         next-level-cache = <&l    
 62                 };                                
 63                 cpu3: cpu@101 {                   
 64                         device_type = "cpu";      
 65                         compatible = "arm,cort    
 66                         reg = <0x101>;            
 67                         enable-method = "psci"    
 68                         #cooling-cells = <2>;     
 69                         clocks = <&cpu_clk 1>;    
 70                         i-cache-size = <0xc000    
 71                         i-cache-line-size = <6    
 72                         i-cache-sets = <256>;     
 73                         d-cache-size = <0x8000    
 74                         d-cache-line-size = <6    
 75                         d-cache-sets = <256>;     
 76                         next-level-cache = <&l    
 77                 };                                
 78                                                   
 79                 l2_0: l2-cache0 {                 
 80                         compatible = "cache";     
 81                         cache-size = <0x80000>    
 82                         cache-line-size = <64>    
 83                         cache-sets = <512>;       
 84                         cache-level = <2>;        
 85                         cache-unified;            
 86                 };                                
 87                                                   
 88                 l2_1: l2-cache1 {                 
 89                         compatible = "cache";     
 90                         cache-size = <0x80000>    
 91                         cache-line-size = <64>    
 92                         cache-sets = <512>;       
 93                         cache-level = <2>;        
 94                         cache-unified;            
 95                 };                                
 96         };                                        
 97 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php