~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm64/boot/dts/mediatek/mt6755.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/arm64/boot/dts/mediatek/mt6755.dtsi (Version linux-6.12-rc7) and /arch/i386/boot/dts/mediatek/mt6755.dtsi (Version linux-5.1.21)


  1 // SPDX-License-Identifier: GPL-2.0-only          
  2 /*                                                
  3  * Copyright (c) 2016 MediaTek Inc.               
  4  * Author: Mars.C <mars.cheng@mediatek.com>        
  5  */                                               
  6                                                   
  7 #include <dt-bindings/interrupt-controller/irq    
  8 #include <dt-bindings/interrupt-controller/arm    
  9                                                   
 10 / {                                               
 11         compatible = "mediatek,mt6755";           
 12         interrupt-parent = <&sysirq>;             
 13         #address-cells = <2>;                     
 14         #size-cells = <2>;                        
 15                                                   
 16         psci {                                    
 17                 compatible = "arm,psci-0.2";      
 18                 method = "smc";                   
 19         };                                        
 20                                                   
 21         cpus {                                    
 22                 #address-cells = <1>;             
 23                 #size-cells = <0>;                
 24                                                   
 25                 cpu0: cpu@0 {                     
 26                         device_type = "cpu";      
 27                         compatible = "arm,cort    
 28                         enable-method = "psci"    
 29                         reg = <0x000>;            
 30                 };                                
 31                                                   
 32                 cpu1: cpu@1 {                     
 33                         device_type = "cpu";      
 34                         compatible = "arm,cort    
 35                         enable-method = "psci"    
 36                         reg = <0x001>;            
 37                 };                                
 38                                                   
 39                 cpu2: cpu@2 {                     
 40                         device_type = "cpu";      
 41                         compatible = "arm,cort    
 42                         enable-method = "psci"    
 43                         reg = <0x002>;            
 44                 };                                
 45                                                   
 46                 cpu3: cpu@3 {                     
 47                         device_type = "cpu";      
 48                         compatible = "arm,cort    
 49                         enable-method = "psci"    
 50                         reg = <0x003>;            
 51                 };                                
 52                                                   
 53                 cpu4: cpu@100 {                   
 54                         device_type = "cpu";      
 55                         compatible = "arm,cort    
 56                         enable-method = "psci"    
 57                         reg = <0x100>;            
 58                 };                                
 59                                                   
 60                 cpu5: cpu@101 {                   
 61                         device_type = "cpu";      
 62                         compatible = "arm,cort    
 63                         enable-method = "psci"    
 64                         reg = <0x101>;            
 65                 };                                
 66                                                   
 67                 cpu6: cpu@102 {                   
 68                         device_type = "cpu";      
 69                         compatible = "arm,cort    
 70                         enable-method = "psci"    
 71                         reg = <0x102>;            
 72                 };                                
 73                                                   
 74                 cpu7: cpu@103 {                   
 75                         device_type = "cpu";      
 76                         compatible = "arm,cort    
 77                         enable-method = "psci"    
 78                         reg = <0x103>;            
 79                 };                                
 80         };                                        
 81                                                   
 82         uart_clk: dummy26m {                      
 83                 compatible = "fixed-clock";       
 84                 clock-frequency = <26000000>;     
 85                 #clock-cells = <0>;               
 86         };                                        
 87                                                   
 88         timer {                                   
 89                 compatible = "arm,armv8-timer"    
 90                 interrupt-parent = <&gic>;        
 91                 interrupts = <GIC_PPI 13          
 92                              (GIC_CPU_MASK_SIM    
 93                              <GIC_PPI 14          
 94                              (GIC_CPU_MASK_SIM    
 95                              <GIC_PPI 11          
 96                              (GIC_CPU_MASK_SIM    
 97                              <GIC_PPI 10          
 98                              (GIC_CPU_MASK_SIM    
 99         };                                        
100                                                   
101         sysirq: intpol-controller@10200620 {      
102                 compatible = "mediatek,mt6755-    
103                              "mediatek,mt6577-    
104                 interrupt-controller;             
105                 #interrupt-cells = <3>;           
106                 interrupt-parent = <&gic>;        
107                 reg = <0 0x10200620 0 0x20>;      
108         };                                        
109                                                   
110         gic: interrupt-controller@10231000 {      
111                 compatible = "arm,gic-400";       
112                 #interrupt-cells = <3>;           
113                 interrupt-parent = <&gic>;        
114                 interrupt-controller;             
115                 reg = <0 0x10231000 0 0x1000>,    
116                       <0 0x10232000 0 0x2000>,    
117                       <0 0x10234000 0 0x2000>,    
118                       <0 0x10236000 0 0x2000>;    
119         };                                        
120                                                   
121         uart0: serial@11002000 {                  
122                 compatible = "mediatek,mt6755-    
123                              "mediatek,mt6577-    
124                 reg = <0 0x11002000 0 0x400>;     
125                 interrupts = <GIC_SPI 91 IRQ_T    
126                 clocks = <&uart_clk>;             
127                 status = "disabled";              
128         };                                        
129                                                   
130         uart1: serial@11003000 {                  
131                 compatible = "mediatek,mt6755-    
132                              "mediatek,mt6577-    
133                 reg = <0 0x11003000 0 0x400>;     
134                 interrupts = <GIC_SPI 92 IRQ_T    
135                 clocks = <&uart_clk>;             
136                 status = "disabled";              
137         };                                        
138 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php