~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm64/boot/dts/sprd/sc9836.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/arm64/boot/dts/sprd/sc9836.dtsi (Version linux-6.12-rc7) and /arch/i386/boot/dts/sprd/sc9836.dtsi (Version linux-6.11.7)


  1 // SPDX-License-Identifier: (GPL-2.0-only OR M    
  2 /*                                                
  3  * Spreadtrum SC9836 SoC DTS file                 
  4  *                                                
  5  * Copyright (C) 2014, Spreadtrum Communicatio    
  6  */                                               
  7                                                   
  8 #include "sharkl64.dtsi"                          
  9 #include <dt-bindings/interrupt-controller/arm    
 10                                                   
 11 / {                                               
 12         compatible = "sprd,sc9836";               
 13                                                   
 14         cpus {                                    
 15                 #address-cells = <2>;             
 16                 #size-cells = <0>;                
 17                                                   
 18                 cpu0: cpu@0 {                     
 19                         device_type = "cpu";      
 20                         compatible = "arm,cort    
 21                         reg = <0x0 0x0>;          
 22                         enable-method = "psci"    
 23                 };                                
 24                                                   
 25                 cpu1: cpu@1 {                     
 26                         device_type = "cpu";      
 27                         compatible = "arm,cort    
 28                         reg = <0x0 0x1>;          
 29                         enable-method = "psci"    
 30                 };                                
 31                                                   
 32                 cpu2: cpu@2 {                     
 33                         device_type = "cpu";      
 34                         compatible = "arm,cort    
 35                         reg = <0x0 0x2>;          
 36                         enable-method = "psci"    
 37                 };                                
 38                                                   
 39                 cpu3: cpu@3 {                     
 40                         device_type = "cpu";      
 41                         compatible = "arm,cort    
 42                         reg = <0x0 0x3>;          
 43                         enable-method = "psci"    
 44                 };                                
 45         };                                        
 46                                                   
 47         etf@10003000 {                            
 48                 compatible = "arm,coresight-tm    
 49                 reg = <0 0x10003000 0 0x1000>;    
 50                 clocks = <&clk26mhz>;             
 51                 clock-names = "apb_pclk";         
 52                 in-ports {                        
 53                         port {                    
 54                                 etf_in: endpoi    
 55                                         remote    
 56                                 };                
 57                         };                        
 58                 };                                
 59         };                                        
 60                                                   
 61         funnel@10001000 {                         
 62                 compatible = "arm,coresight-dy    
 63                 reg = <0 0x10001000 0 0x1000>;    
 64                 clocks = <&clk26mhz>;             
 65                 clock-names = "apb_pclk";         
 66                                                   
 67                 out-ports {                       
 68                         port {                    
 69                                 funnel_out_por    
 70                                         remote    
 71                                 };                
 72                         };                        
 73                 };                                
 74                                                   
 75                 in-ports {                        
 76                         #address-cells = <1>;     
 77                         #size-cells = <0>;        
 78                                                   
 79                         port@0 {                  
 80                                 reg = <0>;        
 81                                 funnel_in_port    
 82                                         remote    
 83                                 };                
 84                         };                        
 85                                                   
 86                         port@1 {                  
 87                                 reg = <1>;        
 88                                 funnel_in_port    
 89                                         remote    
 90                                 };                
 91                         };                        
 92                                                   
 93                         port@2 {                  
 94                                 reg = <2>;        
 95                                 funnel_in_port    
 96                                         remote    
 97                                 };                
 98                         };                        
 99                                                   
100                         port@3 {                  
101                                 reg = <3>;        
102                                 funnel_in_port    
103                                         remote    
104                                 };                
105                         };                        
106                                                   
107                         port@4 {                  
108                                 reg = <4>;        
109                                 funnel_in_port    
110                                         remote    
111                                 };                
112                         };                        
113                         /* Other input ports a    
114                 };                                
115         };                                        
116                                                   
117         etm@10440000 {                            
118                 compatible = "arm,coresight-et    
119                 reg = <0 0x10440000 0 0x1000>;    
120                                                   
121                 cpu = <&cpu0>;                    
122                 clocks = <&clk26mhz>;             
123                 clock-names = "apb_pclk";         
124                 out-ports {                       
125                         port {                    
126                                 etm0_out: endp    
127                                         remote    
128                                 };                
129                         };                        
130                 };                                
131         };                                        
132                                                   
133         etm@10540000 {                            
134                 compatible = "arm,coresight-et    
135                 reg = <0 0x10540000 0 0x1000>;    
136                                                   
137                 cpu = <&cpu1>;                    
138                 clocks = <&clk26mhz>;             
139                 clock-names = "apb_pclk";         
140                 out-ports {                       
141                         port {                    
142                                 etm1_out: endp    
143                                         remote    
144                                 };                
145                         };                        
146                 };                                
147         };                                        
148                                                   
149         etm@10640000 {                            
150                 compatible = "arm,coresight-et    
151                 reg = <0 0x10640000 0 0x1000>;    
152                                                   
153                 cpu = <&cpu2>;                    
154                 clocks = <&clk26mhz>;             
155                 clock-names = "apb_pclk";         
156                 out-ports {                       
157                         port {                    
158                                 etm2_out: endp    
159                                         remote    
160                                 };                
161                         };                        
162                 };                                
163         };                                        
164                                                   
165         etm@10740000 {                            
166                 compatible = "arm,coresight-et    
167                 reg = <0 0x10740000 0 0x1000>;    
168                                                   
169                 cpu = <&cpu3>;                    
170                 clocks = <&clk26mhz>;             
171                 clock-names = "apb_pclk";         
172                 out-ports {                       
173                         port {                    
174                                 etm3_out: endp    
175                                         remote    
176                                 };                
177                         };                        
178                 };                                
179         };                                        
180                                                   
181         stm@10006000 {                            
182                 compatible = "arm,coresight-st    
183                 reg = <0 0x10006000 0 0x1000>,    
184                       <0 0x01000000 0 0x180000    
185                 reg-names = "stm-base", "stm-s    
186                 clocks = <&clk26mhz>;             
187                 clock-names = "apb_pclk";         
188                 out-ports {                       
189                         port {                    
190                                 stm_out: endpo    
191                                         remote    
192                                 };                
193                         };                        
194                 };                                
195         };                                        
196                                                   
197         gic: interrupt-controller@12001000 {      
198                 compatible = "arm,gic-400";       
199                 reg = <0 0x12001000 0 0x1000>,    
200                       <0 0x12002000 0 0x2000>,    
201                       <0 0x12004000 0 0x2000>,    
202                       <0 0x12006000 0 0x2000>;    
203                 #interrupt-cells = <3>;           
204                 interrupt-controller;             
205                 interrupts = <GIC_PPI 9 (GIC_C    
206         };                                        
207                                                   
208         psci {                                    
209                 compatible = "arm,psci";          
210                 method = "smc";                   
211                 cpu_on = <0xc4000003>;            
212                 cpu_off = <0x84000002>;           
213                 cpu_suspend = <0xc4000001>;       
214         };                                        
215                                                   
216         timer {                                   
217                 compatible = "arm,armv8-timer"    
218                 interrupts = <GIC_PPI 13 (GIC_    
219                              <GIC_PPI 14 (GIC_    
220                              <GIC_PPI 11 (GIC_    
221                              <GIC_PPI 10 (GIC_    
222         };                                        
223 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php