1 /* SPDX-License-Identifier: GPL-2.0-only OR MI
2 /**
3 * DT Overlay for CPSW9G in QSGMII mode using
4 * J784S4 EVM. The Add-On Ethernet Card has to
5 * board.
6 *
7 * Product Datasheet: https://www.ti.com/lit/u
8 *
9 * Link to QSGMII Daughtercard: https://www.ti
10 *
11 * Copyright (C) 2024 Texas Instruments Incorp
12 */
13
14 /dts-v1/;
15 /plugin/;
16
17 #include <dt-bindings/gpio/gpio.h>
18 #include <dt-bindings/phy/phy-cadence.h>
19 #include <dt-bindings/phy/phy.h>
20
21 #include "k3-pinctrl.h"
22 #include "k3-serdes.h"
23
24 &{/} {
25 aliases {
26 ethernet1 = "/bus@100000/ether
27 ethernet2 = "/bus@100000/ether
28 ethernet3 = "/bus@100000/ether
29 ethernet4 = "/bus@100000/ether
30 ethernet5 = "/bus@100000/ether
31 };
32 };
33
34 &main_cpsw0 {
35 status = "okay";
36 };
37
38 &main_cpsw0_port5 {
39 phy-handle = <&cpsw9g_phy1>;
40 phy-mode = "qsgmii";
41 mac-address = [00 00 00 00 00 00];
42 phys = <&cpsw0_phy_gmii_sel 5>, <&serd
43 phy-names = "mac", "serdes";
44 status = "okay";
45 };
46
47 &main_cpsw0_port6 {
48 phy-handle = <&cpsw9g_phy2>;
49 phy-mode = "qsgmii";
50 mac-address = [00 00 00 00 00 00];
51 phys = <&cpsw0_phy_gmii_sel 6>, <&serd
52 phy-names = "mac", "serdes";
53 status = "okay";
54 };
55
56 &main_cpsw0_port7 {
57 phy-handle = <&cpsw9g_phy0>;
58 phy-mode = "qsgmii";
59 mac-address = [00 00 00 00 00 00];
60 phys = <&cpsw0_phy_gmii_sel 7>, <&serd
61 phy-names = "mac", "serdes";
62 status = "okay";
63 };
64
65 &main_cpsw0_port8 {
66 phy-handle = <&cpsw9g_phy3>;
67 phy-mode = "qsgmii";
68 mac-address = [00 00 00 00 00 00];
69 phys = <&cpsw0_phy_gmii_sel 8>, <&serd
70 phy-names = "mac", "serdes";
71 status = "okay";
72 };
73
74 &main_cpsw0_mdio {
75 pinctrl-names = "default";
76 pinctrl-0 = <&mdio0_default_pins>;
77 bus_freq = <1000000>;
78 reset-gpios = <&exp2 17 GPIO_ACTIVE_LO
79 reset-post-delay-us = <120000>;
80 #address-cells = <1>;
81 #size-cells = <0>;
82 status = "okay";
83
84 cpsw9g_phy0: ethernet-phy@16 {
85 reg = <16>;
86 };
87 cpsw9g_phy1: ethernet-phy@17 {
88 reg = <17>;
89 };
90 cpsw9g_phy2: ethernet-phy@18 {
91 reg = <18>;
92 };
93 cpsw9g_phy3: ethernet-phy@19 {
94 reg = <19>;
95 };
96 };
97
98 &exp2 {
99 /* Power-up ENET1 EXPANDER PHY. */
100 qsgmii-line-hog {
101 gpio-hog;
102 gpios = <16 GPIO_ACTIVE_HIGH>;
103 output-low;
104 };
105
106 /* Toggle MUX2 for MDIO lines */
107 mux-sel-hog {
108 gpio-hog;
109 gpios = <13 GPIO_ACTIVE_HIGH>,
110 output-high;
111 };
112 };
113
114 &main_pmx0 {
115 mdio0_default_pins: mdio0-default-pins
116 pinctrl-single,pins = <
117 J784S4_IOPAD(0x05c, PI
118 J784S4_IOPAD(0x058, PI
119 >;
120 };
121 };
122
123 &serdes_ln_ctrl {
124 idle-states = <J784S4_SERDES0_LANE0_PC
125 <J784S4_SERDES0_LANE2_IP
126 <J784S4_SERDES1_LANE0_PC
127 <J784S4_SERDES1_LANE2_PC
128 <J784S4_SERDES2_LANE0_QS
129 <J784S4_SERDES2_LANE2_QS
130 };
131
132 &serdes_wiz2 {
133 status = "okay";
134 };
135
136 &serdes2 {
137 #address-cells = <1>;
138 #size-cells = <0>;
139 status = "okay";
140 serdes2_qsgmii_link: phy@0 {
141 reg = <2>;
142 cdns,num-lanes = <1>;
143 #phy-cells = <0>;
144 cdns,phy-type = <PHY_TYPE_QSGM
145 resets = <&serdes_wiz2 3>;
146 };
147 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.