1 /* SPDX-License-Identifier: GPL-2.0 */ !! 1 #include <asm/asm-offsets.h>
>> 2 #include <asm/thread_info.h>
2 3
3 #include <asm/vmlinux.lds.h> !! 4 #define PAGE_SIZE _PAGE_SIZE
4 #include <asm/page.h> <<
5 #include <asm/memory.h> <<
6 5
7 OUTPUT_ARCH(csky) !! 6 /*
8 ENTRY(_start) !! 7 * Put .bss..swapper_pg_dir as the first thing in .bss. This will
9 !! 8 * ensure that it has .bss alignment (64K).
10 #ifndef __cskyBE__ !! 9 */
11 jiffies = jiffies_64; !! 10 #define BSS_FIRST_SECTIONS *(.bss..swapper_pg_dir)
>> 11
>> 12 #include <asm-generic/vmlinux.lds.h>
>> 13
>> 14 #undef mips
>> 15 #define mips mips
>> 16 OUTPUT_ARCH(mips)
>> 17 ENTRY(kernel_entry)
>> 18 PHDRS {
>> 19 text PT_LOAD FLAGS(7); /* RWX */
>> 20 #ifndef CONFIG_CAVIUM_OCTEON_SOC
>> 21 note PT_NOTE FLAGS(4); /* R__ */
>> 22 #endif /* CAVIUM_OCTEON_SOC */
>> 23 }
>> 24
>> 25 #ifdef CONFIG_32BIT
>> 26 #ifdef CONFIG_CPU_LITTLE_ENDIAN
>> 27 jiffies = jiffies_64;
>> 28 #else
>> 29 jiffies = jiffies_64 + 4;
>> 30 #endif
12 #else 31 #else
13 jiffies = jiffies_64 + 4; !! 32 jiffies = jiffies_64;
14 #endif 33 #endif
15 34
16 #define VBR_BASE \ <<
17 . = ALIGN(1024); \ <<
18 vec_base = .; \ <<
19 . += 512; <<
20 <<
21 SECTIONS 35 SECTIONS
22 { 36 {
23 . = PAGE_OFFSET + PHYS_OFFSET_OFFSET; !! 37 #ifdef CONFIG_BOOT_ELF64
>> 38 /* Read-only sections, merged into text segment: */
>> 39 /* . = 0xc000000000000000; */
>> 40
>> 41 /* This is the value for an Origin kernel, taken from an IRIX kernel. */
>> 42 /* . = 0xc00000000001c000; */
>> 43
>> 44 /* Set the vaddr for the text segment to a value
>> 45 * >= 0xa800 0000 0001 9000 if no symmon is going to configured
>> 46 * >= 0xa800 0000 0030 0000 otherwise
>> 47 */
24 48
25 _start = .; !! 49 /* . = 0xa800000000300000; */
26 HEAD_TEXT_SECTION !! 50 . = 0xffffffff80300000;
27 . = ALIGN(PAGE_SIZE); !! 51 #endif
28 !! 52 . = VMLINUX_LOAD_ADDRESS;
29 .text : AT(ADDR(.text) - LOAD_OFFSET) !! 53 /* read-only */
30 _text = .; !! 54 _text = .; /* Text and read-only data */
31 _stext = .; !! 55 .text : {
32 VBR_BASE <<
33 IRQENTRY_TEXT <<
34 SOFTIRQENTRY_TEXT <<
35 TEXT_TEXT 56 TEXT_TEXT
36 SCHED_TEXT 57 SCHED_TEXT
>> 58 CPUIDLE_TEXT
37 LOCK_TEXT 59 LOCK_TEXT
38 KPROBES_TEXT 60 KPROBES_TEXT
>> 61 IRQENTRY_TEXT
>> 62 SOFTIRQENTRY_TEXT
>> 63 *(.text.*)
39 *(.fixup) 64 *(.fixup)
40 *(.gnu.warning) 65 *(.gnu.warning)
41 } = 0 !! 66 } :text = 0
42 _etext = .; !! 67 _etext = .; /* End of text section */
43 68
44 /* __init_begin __init_end must be pag !! 69 EXCEPTION_TABLE(16)
45 . = ALIGN(PAGE_SIZE); <<
46 __init_begin = .; <<
47 INIT_TEXT_SECTION(PAGE_SIZE) <<
48 INIT_DATA_SECTION(PAGE_SIZE) <<
49 PERCPU_SECTION(L1_CACHE_BYTES) <<
50 . = ALIGN(PAGE_SIZE); <<
51 __init_end = .; <<
52 70
53 _sdata = .; !! 71 /* Exception table for data bus errors */
54 RO_DATA(PAGE_SIZE) !! 72 __dbe_table : {
55 RW_DATA(L1_CACHE_BYTES, PAGE_SIZE, THR !! 73 __start___dbe_table = .;
56 _edata = .; !! 74 *(__dbe_table)
57 !! 75 __stop___dbe_table = .;
58 #ifdef CONFIG_HAVE_TCM <<
59 .tcm_start : { <<
60 . = ALIGN(PAGE_SIZE); <<
61 __tcm_start = .; <<
62 } <<
63 <<
64 .text_data_tcm FIXADDR_TCM : AT(__tcm_ <<
65 { <<
66 . = ALIGN(4); <<
67 __stcm_text_data = .; <<
68 *(.tcm.text) <<
69 *(.tcm.rodata) <<
70 #ifndef CONFIG_HAVE_DTCM <<
71 *(.tcm.data) <<
72 #endif <<
73 . = ALIGN(4); <<
74 __etcm_text_data = .; <<
75 } 76 }
76 77
77 . = ADDR(.tcm_start) + SIZEOF(.tcm_sta !! 78 #ifdef CONFIG_CAVIUM_OCTEON_SOC
>> 79 #define NOTES_HEADER
>> 80 #else /* CONFIG_CAVIUM_OCTEON_SOC */
>> 81 #define NOTES_HEADER :note
>> 82 #endif /* CONFIG_CAVIUM_OCTEON_SOC */
>> 83 NOTES :text NOTES_HEADER
>> 84 .dummy : { *(.dummy) } :text
>> 85
>> 86 _sdata = .; /* Start of data section */
>> 87 RODATA
>> 88
>> 89 /* writeable */
>> 90 .data : { /* Data */
>> 91 . = . + DATAOFFSET; /* for CONFIG_MAPPED_KERNEL */
>> 92
>> 93 INIT_TASK_DATA(THREAD_SIZE)
>> 94 NOSAVE_DATA
>> 95 CACHELINE_ALIGNED_DATA(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
>> 96 READ_MOSTLY_DATA(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
>> 97 DATA_DATA
>> 98 CONSTRUCTORS
>> 99 }
>> 100 _gp = . + 0x8000;
>> 101 .lit8 : {
>> 102 *(.lit8)
>> 103 }
>> 104 .lit4 : {
>> 105 *(.lit4)
>> 106 }
>> 107 /* We want the small data sections together, so single-instruction offsets
>> 108 can access them all, and initialized data all before uninitialized, so
>> 109 we can shorten the on-disk segment size. */
>> 110 .sdata : {
>> 111 *(.sdata)
>> 112 }
>> 113 _edata = .; /* End of data section */
78 114
79 #ifdef CONFIG_HAVE_DTCM !! 115 /* will be freed after init */
80 #define ITCM_SIZE CONFIG_ITCM_NR !! 116 . = ALIGN(PAGE_SIZE); /* Init code and data */
>> 117 __init_begin = .;
>> 118 INIT_TEXT_SECTION(PAGE_SIZE)
>> 119 INIT_DATA_SECTION(16)
81 120
82 .dtcm_start : { !! 121 . = ALIGN(4);
83 __dtcm_start = .; !! 122 .mips.machines.init : AT(ADDR(.mips.machines.init) - LOAD_OFFSET) {
>> 123 __mips_machines_start = .;
>> 124 *(.mips.machines.init)
>> 125 __mips_machines_end = .;
84 } 126 }
85 127
86 .data_tcm FIXADDR_TCM + ITCM_SIZE : AT !! 128 /* .exit.text is discarded at runtime, not link time, to deal with
87 { !! 129 * references from .rodata
88 . = ALIGN(4); !! 130 */
89 __stcm_data = .; !! 131 .exit.text : {
90 *(.tcm.data) !! 132 EXIT_TEXT
91 . = ALIGN(4); <<
92 __etcm_data = .; <<
93 } 133 }
>> 134 .exit.data : {
>> 135 EXIT_DATA
>> 136 }
>> 137 #ifdef CONFIG_SMP
>> 138 PERCPU_SECTION(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
>> 139 #endif
94 140
95 . = ADDR(.dtcm_start) + SIZEOF(.data_t !! 141 #ifdef CONFIG_RELOCATABLE
>> 142 . = ALIGN(4);
96 143
97 .tcm_end : AT(ADDR(.dtcm_start) + SIZE !! 144 .data.reloc : {
98 #else !! 145 _relocation_start = .;
99 .tcm_end : AT(ADDR(.tcm_start) + SIZEO !! 146 /*
>> 147 * Space for relocation table
>> 148 * This needs to be filled so that the
>> 149 * relocs tool can overwrite the content.
>> 150 * An invalid value is left at the start of the
>> 151 * section to abort relocation if the table
>> 152 * has not been filled in.
>> 153 */
>> 154 LONG(0xFFFFFFFF);
>> 155 FILL(0);
>> 156 . += CONFIG_RELOCATION_TABLE_SIZE - 4;
>> 157 _relocation_end = .;
>> 158 }
100 #endif 159 #endif
101 . = ALIGN(PAGE_SIZE); !! 160
102 __tcm_end = .; !! 161 #ifdef CONFIG_MIPS_RAW_APPENDED_DTB
>> 162 __appended_dtb = .;
>> 163 /* leave space for appended DTB */
>> 164 . += 0x100000;
>> 165 #elif defined(CONFIG_MIPS_ELF_APPENDED_DTB)
>> 166 .appended_dtb : AT(ADDR(.appended_dtb) - LOAD_OFFSET) {
>> 167 *(.appended_dtb)
>> 168 KEEP(*(.appended_dtb))
103 } 169 }
104 #endif 170 #endif
>> 171 /*
>> 172 * Align to 64K in attempt to eliminate holes before the
>> 173 * .bss..swapper_pg_dir section at the start of .bss. This
>> 174 * also satisfies PAGE_SIZE alignment as the largest page size
>> 175 * allowed is 64K.
>> 176 */
>> 177 . = ALIGN(0x10000);
>> 178 __init_end = .;
>> 179 /* freed after init ends here */
>> 180
>> 181 /*
>> 182 * Force .bss to 64K alignment so that .bss..swapper_pg_dir
>> 183 * gets that alignment. .sbss should be empty, so there will be
>> 184 * no holes after __init_end. */
>> 185 BSS_SECTION(0, 0x10000, 0)
105 186
106 EXCEPTION_TABLE(L1_CACHE_BYTES) <<
107 BSS_SECTION(L1_CACHE_BYTES, PAGE_SIZE, <<
108 _end = . ; 187 _end = . ;
109 188
>> 189 /* These mark the ABI of the kernel for debuggers. */
>> 190 .mdebug.abi32 : {
>> 191 KEEP(*(.mdebug.abi32))
>> 192 }
>> 193 .mdebug.abi64 : {
>> 194 KEEP(*(.mdebug.abi64))
>> 195 }
>> 196
>> 197 /* This is the MIPS specific mdebug section. */
>> 198 .mdebug : {
>> 199 *(.mdebug)
>> 200 }
>> 201
110 STABS_DEBUG 202 STABS_DEBUG
111 DWARF_DEBUG 203 DWARF_DEBUG
112 ELF_DETAILS <<
113 204
>> 205 /* These must appear regardless of . */
>> 206 .gptab.sdata : {
>> 207 *(.gptab.data)
>> 208 *(.gptab.sdata)
>> 209 }
>> 210 .gptab.sbss : {
>> 211 *(.gptab.bss)
>> 212 *(.gptab.sbss)
>> 213 }
>> 214
>> 215 /* Sections to be discarded */
114 DISCARDS 216 DISCARDS
>> 217 /DISCARD/ : {
>> 218 /* ABI crap starts here */
>> 219 *(.MIPS.abiflags)
>> 220 *(.MIPS.options)
>> 221 *(.options)
>> 222 *(.pdr)
>> 223 *(.reginfo)
>> 224 *(.eh_frame)
>> 225 }
115 } 226 }
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.