~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/csky/mm/cachev2.c

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/csky/mm/cachev2.c (Version linux-6.12-rc7) and /arch/ppc/mm/cachev2.c (Version linux-2.6.0)


  1 // SPDX-License-Identifier: GPL-2.0                 1 
  2 // Copyright (C) 2018 Hangzhou C-SKY Microsyst    
  3                                                   
  4 #include <linux/spinlock.h>                       
  5 #include <linux/smp.h>                            
  6 #include <linux/mm.h>                             
  7 #include <asm/cache.h>                            
  8 #include <asm/barrier.h>                          
  9                                                   
 10 /* for L1-cache */                                
 11 #define INS_CACHE               (1 << 0)          
 12 #define DATA_CACHE              (1 << 1)          
 13 #define CACHE_INV               (1 << 4)          
 14 #define CACHE_CLR               (1 << 5)          
 15 #define CACHE_OMS               (1 << 6)          
 16                                                   
 17 void local_icache_inv_all(void *priv)             
 18 {                                                 
 19         mtcr("cr17", INS_CACHE|CACHE_INV);        
 20         sync_is();                                
 21 }                                                 
 22                                                   
 23 #ifdef CONFIG_CPU_HAS_ICACHE_INS                  
 24 void icache_inv_range(unsigned long start, uns    
 25 {                                                 
 26         unsigned long i = start & ~(L1_CACHE_B    
 27                                                   
 28         for (; i < end; i += L1_CACHE_BYTES)      
 29                 asm volatile("icache.iva %0\n"    
 30         sync_is();                                
 31 }                                                 
 32 #else                                             
 33 struct cache_range {                              
 34         unsigned long start;                      
 35         unsigned long end;                        
 36 };                                                
 37                                                   
 38 static DEFINE_SPINLOCK(cache_lock);               
 39                                                   
 40 static inline void cache_op_line(unsigned long    
 41 {                                                 
 42         mtcr("cr22", i);                          
 43         mtcr("cr17", val);                        
 44 }                                                 
 45                                                   
 46 void local_icache_inv_range(void *priv)           
 47 {                                                 
 48         struct cache_range *param = priv;         
 49         unsigned long i = param->start & ~(L1_    
 50         unsigned long flags;                      
 51                                                   
 52         spin_lock_irqsave(&cache_lock, flags);    
 53                                                   
 54         for (; i < param->end; i += L1_CACHE_B    
 55                 cache_op_line(i, INS_CACHE | C    
 56                                                   
 57         spin_unlock_irqrestore(&cache_lock, fl    
 58                                                   
 59         sync_is();                                
 60 }                                                 
 61                                                   
 62 void icache_inv_range(unsigned long start, uns    
 63 {                                                 
 64         struct cache_range param = { start, en    
 65                                                   
 66         if (irqs_disabled())                      
 67                 local_icache_inv_range(&param)    
 68         else                                      
 69                 on_each_cpu(local_icache_inv_r    
 70 }                                                 
 71 #endif                                            
 72                                                   
 73 inline void dcache_wb_line(unsigned long start    
 74 {                                                 
 75         asm volatile("dcache.cval1 %0\n"::"r"(    
 76         sync_is();                                
 77 }                                                 
 78                                                   
 79 void dcache_wb_range(unsigned long start, unsi    
 80 {                                                 
 81         unsigned long i = start & ~(L1_CACHE_B    
 82                                                   
 83         for (; i < end; i += L1_CACHE_BYTES)      
 84                 asm volatile("dcache.cval1 %0\    
 85         sync_is();                                
 86 }                                                 
 87                                                   
 88 void cache_wbinv_range(unsigned long start, un    
 89 {                                                 
 90         dcache_wb_range(start, end);              
 91         icache_inv_range(start, end);             
 92 }                                                 
 93 EXPORT_SYMBOL(cache_wbinv_range);                 
 94                                                   
 95 void dma_wbinv_range(unsigned long start, unsi    
 96 {                                                 
 97         unsigned long i = start & ~(L1_CACHE_B    
 98                                                   
 99         for (; i < end; i += L1_CACHE_BYTES)      
100                 asm volatile("dcache.civa %0\n    
101         sync_is();                                
102 }                                                 
103                                                   
104 void dma_inv_range(unsigned long start, unsign    
105 {                                                 
106         unsigned long i = start & ~(L1_CACHE_B    
107                                                   
108         for (; i < end; i += L1_CACHE_BYTES)      
109                 asm volatile("dcache.iva %0\n"    
110         sync_is();                                
111 }                                                 
112                                                   
113 void dma_wb_range(unsigned long start, unsigne    
114 {                                                 
115         unsigned long i = start & ~(L1_CACHE_B    
116                                                   
117         for (; i < end; i += L1_CACHE_BYTES)      
118                 asm volatile("dcache.cva %0\n"    
119         sync_is();                                
120 }                                                 
121                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php