1 /* 1
2 * SNI specific definitions
3 *
4 * This file is subject to the terms and condi
5 * License. See the file "COPYING" in the mai
6 * for more details.
7 *
8 * Copyright (C) 1997, 1998 by Ralf Baechle
9 * Copyright (C) 2006 Thomas Bogendoerfer (tsb
10 */
11 #ifndef __ASM_SNI_H
12 #define __ASM_SNI_H
13
14 #include <linux/irqreturn.h>
15
16 extern unsigned int sni_brd_type;
17
18 #define SNI_BRD_10 2
19 #define SNI_BRD_10NEW 3
20 #define SNI_BRD_TOWER_OASIC 4
21 #define SNI_BRD_MINITOWER 5
22 #define SNI_BRD_PCI_TOWER 6
23 #define SNI_BRD_RM200 7
24 #define SNI_BRD_PCI_MTOWER 8
25 #define SNI_BRD_PCI_DESKTOP 9
26 #define SNI_BRD_PCI_TOWER_CPLUS 10
27 #define SNI_BRD_PCI_MTOWER_CPLUS 11
28
29 /* RM400 cpu types */
30 #define SNI_CPU_M8021 0x01
31 #define SNI_CPU_M8030 0x04
32 #define SNI_CPU_M8031 0x06
33 #define SNI_CPU_M8034 0x0f
34 #define SNI_CPU_M8037 0x07
35 #define SNI_CPU_M8040 0x05
36 #define SNI_CPU_M8043 0x09
37 #define SNI_CPU_M8050 0x0b
38 #define SNI_CPU_M8053 0x0d
39
40 #define SNI_PORT_BASE CKSEG1ADDR(0xb
41
42 #ifndef __MIPSEL__
43 /*
44 * ASIC PCI registers for big endian configura
45 */
46 #define PCIMT_UCONF CKSEG1ADDR(0xb
47 #define PCIMT_IOADTIMEOUT2 CKSEG1ADDR(0xb
48 #define PCIMT_IOMEMCONF CKSEG1ADDR(0xb
49 #define PCIMT_IOMMU CKSEG1ADDR(0xb
50 #define PCIMT_IOADTIMEOUT1 CKSEG1ADDR(0xb
51 #define PCIMT_DMAACCESS CKSEG1ADDR(0xb
52 #define PCIMT_DMAHIT CKSEG1ADDR(0xb
53 #define PCIMT_ERRSTATUS CKSEG1ADDR(0xb
54 #define PCIMT_ERRADDR CKSEG1ADDR(0xb
55 #define PCIMT_SYNDROME CKSEG1ADDR(0xb
56 #define PCIMT_ITPEND CKSEG1ADDR(0xb
57 #define IT_INT2 0x01
58 #define IT_INTD 0x02
59 #define IT_INTC 0x04
60 #define IT_INTB 0x08
61 #define IT_INTA 0x10
62 #define IT_EISA 0x20
63 #define IT_SCSI 0x40
64 #define IT_ETH 0x80
65 #define PCIMT_IRQSEL CKSEG1ADDR(0xb
66 #define PCIMT_TESTMEM CKSEG1ADDR(0xb
67 #define PCIMT_ECCREG CKSEG1ADDR(0xb
68 #define PCIMT_CONFIG_ADDRESS CKSEG1ADDR(0xb
69 #define PCIMT_ASIC_ID CKSEG1ADDR(0xb
70 #define PCIMT_SOFT_RESET CKSEG1ADDR(0xb
71 #define PCIMT_PIA_OE CKSEG1ADDR(0xb
72 #define PCIMT_PIA_DATAOUT CKSEG1ADDR(0xb
73 #define PCIMT_PIA_DATAIN CKSEG1ADDR(0xb
74 #define PCIMT_CACHECONF CKSEG1ADDR(0xb
75 #define PCIMT_INVSPACE CKSEG1ADDR(0xb
76 #else
77 /*
78 * ASIC PCI registers for little endian config
79 */
80 #define PCIMT_UCONF CKSEG1ADDR(0xb
81 #define PCIMT_IOADTIMEOUT2 CKSEG1ADDR(0xb
82 #define PCIMT_IOMEMCONF CKSEG1ADDR(0xb
83 #define PCIMT_IOMMU CKSEG1ADDR(0xb
84 #define PCIMT_IOADTIMEOUT1 CKSEG1ADDR(0xb
85 #define PCIMT_DMAACCESS CKSEG1ADDR(0xb
86 #define PCIMT_DMAHIT CKSEG1ADDR(0xb
87 #define PCIMT_ERRSTATUS CKSEG1ADDR(0xb
88 #define PCIMT_ERRADDR CKSEG1ADDR(0xb
89 #define PCIMT_SYNDROME CKSEG1ADDR(0xb
90 #define PCIMT_ITPEND CKSEG1ADDR(0xb
91 #define IT_INT2 0x01
92 #define IT_INTD 0x02
93 #define IT_INTC 0x04
94 #define IT_INTB 0x08
95 #define IT_INTA 0x10
96 #define IT_EISA 0x20
97 #define IT_SCSI 0x40
98 #define IT_ETH 0x80
99 #define PCIMT_IRQSEL CKSEG1ADDR(0xb
100 #define PCIMT_TESTMEM CKSEG1ADDR(0xb
101 #define PCIMT_ECCREG CKSEG1ADDR(0xb
102 #define PCIMT_CONFIG_ADDRESS CKSEG1ADDR(0xb
103 #define PCIMT_ASIC_ID CKSEG1ADDR(0xb
104 #define PCIMT_SOFT_RESET CKSEG1ADDR(0xb
105 #define PCIMT_PIA_OE CKSEG1ADDR(0xb
106 #define PCIMT_PIA_DATAOUT CKSEG1ADDR(0xb
107 #define PCIMT_PIA_DATAIN CKSEG1ADDR(0xb
108 #define PCIMT_CACHECONF CKSEG1ADDR(0xb
109 #define PCIMT_INVSPACE CKSEG1ADDR(0xb
110 #endif
111
112 #define PCIMT_PCI_CONF CKSEG1ADDR(0xb
113
114 /*
115 * Data port for the PCI bus in IO space
116 */
117 #define PCIMT_CONFIG_DATA 0x0cfc
118
119 /*
120 * Board specific registers
121 */
122 #define PCIMT_CSMSR CKSEG1ADDR(0xb
123 #define PCIMT_CSSWITCH CKSEG1ADDR(0xb
124 #define PCIMT_CSITPEND CKSEG1ADDR(0xb
125 #define PCIMT_AUTO_PO_EN CKSEG1ADDR(0xb
126 #define PCIMT_CLR_TEMP CKSEG1ADDR(0xb
127 #define PCIMT_AUTO_PO_DIS CKSEG1ADDR(0xb
128 #define PCIMT_EXMSR CKSEG1ADDR(0xb
129 #define PCIMT_UNUSED1 CKSEG1ADDR(0xb
130 #define PCIMT_CSWCSM CKSEG1ADDR(0xb
131 #define PCIMT_UNUSED2 CKSEG1ADDR(0xb
132 #define PCIMT_CSLED CKSEG1ADDR(0xb
133 #define PCIMT_CSMAPISA CKSEG1ADDR(0xb
134 #define PCIMT_CSRSTBP CKSEG1ADDR(0xb
135 #define PCIMT_CLRPOFF CKSEG1ADDR(0xb
136 #define PCIMT_CSTIMER CKSEG1ADDR(0xb
137 #define PCIMT_PWDN CKSEG1ADDR(0xb
138
139 /*
140 * A20R based boards
141 */
142 #define A20R_PT_CLOCK_BASE CKSEG1ADDR(0xb
143 #define A20R_PT_TIM0_ACK CKSEG1ADDR(0xb
144 #define A20R_PT_TIM1_ACK CKSEG1ADDR(0xb
145
146 #define SNI_A20R_IRQ_BASE MIPS_CPU_IRQ_B
147 #define SNI_A20R_IRQ_TIMER (SNI_A20R_IRQ_
148
149 #define SNI_PCIT_INT_REG CKSEG1ADDR(0xb
150
151 #define SNI_PCIT_INT_START 24
152 #define SNI_PCIT_INT_END 30
153
154 #define PCIT_IRQ_ETHERNET (MIPS_CPU_IRQ_
155 #define PCIT_IRQ_INTA (SNI_PCIT_INT_
156 #define PCIT_IRQ_INTB (SNI_PCIT_INT_
157 #define PCIT_IRQ_INTC (SNI_PCIT_INT_
158 #define PCIT_IRQ_INTD (SNI_PCIT_INT_
159 #define PCIT_IRQ_SCSI0 (SNI_PCIT_INT_
160 #define PCIT_IRQ_SCSI1 (SNI_PCIT_INT_
161
162
163 /*
164 * Interrupt 0-16 are EISA interrupts. Interr
165 * to the other interrupts generated by ASIC P
166 *
167 * INT2 is a wired-or of the push button inter
168 * ASIC PCI interrupt.
169 */
170 #define PCIMT_KEYBOARD_IRQ 1
171 #define PCIMT_IRQ_INT2 24
172 #define PCIMT_IRQ_INTD 25
173 #define PCIMT_IRQ_INTC 26
174 #define PCIMT_IRQ_INTB 27
175 #define PCIMT_IRQ_INTA 28
176 #define PCIMT_IRQ_EISA 29
177 #define PCIMT_IRQ_SCSI 30
178
179 #define PCIMT_IRQ_ETHERNET (MIPS_CPU_IRQ_
180
181 #if 0
182 #define PCIMT_IRQ_TEMPERATURE 24
183 #define PCIMT_IRQ_EISA_NMI 25
184 #define PCIMT_IRQ_POWER_OFF 26
185 #define PCIMT_IRQ_BUTTON 27
186 #endif
187
188 /*
189 * Base address for the mapped 16mb EISA bus s
190 */
191 #define PCIMT_EISA_BASE CKSEG1ADDR(0xb
192
193 /* PCI EISA Interrupt acknowledge */
194 #define PCIMT_INT_ACKNOWLEDGE CKSEG1ADDR(0xb
195
196 /*
197 * SNI ID PROM
198 *
199 * SNI_IDPROM_MEMSIZE Memsize in 16MB quantit
200 * SNI_IDPROM_BRDTYPE Board Type
201 * SNI_IDPROM_CPUTYPE CPU Type on RM400
202 */
203 #ifdef CONFIG_CPU_BIG_ENDIAN
204 #define __SNI_END 0
205 #endif
206 #ifdef CONFIG_CPU_LITTLE_ENDIAN
207 #define __SNI_END 3
208 #endif
209 #define SNI_IDPROM_BASE CKSEG1ADDR(0x1f
210 #define SNI_IDPROM_MEMSIZE (SNI_IDPROM_BAS
211 #define SNI_IDPROM_BRDTYPE (SNI_IDPROM_BAS
212 #define SNI_IDPROM_CPUTYPE (SNI_IDPROM_BAS
213
214 #define SNI_IDPROM_SIZE 0x1000
215
216 /* board specific init functions */
217 extern void sni_a20r_init(void);
218 extern void sni_pcit_init(void);
219 extern void sni_rm200_init(void);
220 extern void sni_pcimt_init(void);
221
222 /* board specific irq init functions */
223 extern void sni_a20r_irq_init(void);
224 extern void sni_pcit_irq_init(void);
225 extern void sni_pcit_cplus_irq_init(void);
226 extern void sni_rm200_irq_init(void);
227 extern void sni_pcimt_irq_init(void);
228
229 /* eisa init for RM200/400 */
230 #ifdef CONFIG_EISA
231 extern int sni_eisa_root_init(void);
232 #else
233 static inline int sni_eisa_root_init(void)
234 {
235 return 0;
236 }
237 #endif
238
239 /* common irq stuff */
240 extern void (*sni_hwint)(void);
241 extern irqreturn_t sni_isa_irq_handler(int dum
242
243 #endif /* __ASM_SNI_H */
244
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.