~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/mips/kernel/cevt-sb1250.c

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/mips/kernel/cevt-sb1250.c (Version linux-6.12-rc7) and /arch/ppc/kernel/cevt-sb1250.c (Version linux-4.15.18)


  1 // SPDX-License-Identifier: GPL-2.0-or-later        1 
  2 /*                                                
  3  * Copyright (C) 2000, 2001 Broadcom Corporati    
  4  */                                               
  5 #include <linux/clockchips.h>                     
  6 #include <linux/interrupt.h>                      
  7 #include <linux/irq.h>                            
  8 #include <linux/percpu.h>                         
  9 #include <linux/smp.h>                            
 10                                                   
 11 #include <asm/addrspace.h>                        
 12 #include <asm/io.h>                               
 13 #include <asm/time.h>                             
 14                                                   
 15 #include <asm/sibyte/sb1250.h>                    
 16 #include <asm/sibyte/sb1250_regs.h>               
 17 #include <asm/sibyte/sb1250_int.h>                
 18 #include <asm/sibyte/sb1250_scd.h>                
 19                                                   
 20 #define IMR_IP2_VAL     K_INT_MAP_I0              
 21 #define IMR_IP3_VAL     K_INT_MAP_I1              
 22 #define IMR_IP4_VAL     K_INT_MAP_I2              
 23                                                   
 24 /*                                                
 25  * The general purpose timer ticks at 1MHz ind    
 26  * the rest of the system                         
 27  */                                               
 28                                                   
 29 static int sibyte_shutdown(struct clock_event_    
 30 {                                                 
 31         void __iomem *cfg;                        
 32                                                   
 33         cfg = IOADDR(A_SCD_TIMER_REGISTER(smp_    
 34                                                   
 35         /* Stop the timer until we actually pr    
 36         __raw_writeq(0, cfg);                     
 37                                                   
 38         return 0;                                 
 39 }                                                 
 40                                                   
 41 static int sibyte_set_periodic(struct clock_ev    
 42 {                                                 
 43         unsigned int cpu = smp_processor_id();    
 44         void __iomem *cfg, *init;                 
 45                                                   
 46         cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu,    
 47         init = IOADDR(A_SCD_TIMER_REGISTER(cpu    
 48                                                   
 49         __raw_writeq(0, cfg);                     
 50         __raw_writeq((V_SCD_TIMER_FREQ / HZ) -    
 51         __raw_writeq(M_SCD_TIMER_ENABLE | M_SC    
 52                                                   
 53         return 0;                                 
 54 }                                                 
 55                                                   
 56 static int sibyte_next_event(unsigned long del    
 57 {                                                 
 58         unsigned int cpu = smp_processor_id();    
 59         void __iomem *cfg, *init;                 
 60                                                   
 61         cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu,    
 62         init = IOADDR(A_SCD_TIMER_REGISTER(cpu    
 63                                                   
 64         __raw_writeq(0, cfg);                     
 65         __raw_writeq(delta - 1, init);            
 66         __raw_writeq(M_SCD_TIMER_ENABLE, cfg);    
 67                                                   
 68         return 0;                                 
 69 }                                                 
 70                                                   
 71 static irqreturn_t sibyte_counter_handler(int     
 72 {                                                 
 73         unsigned int cpu = smp_processor_id();    
 74         struct clock_event_device *cd = dev_id    
 75         void __iomem *cfg;                        
 76         unsigned long tmode;                      
 77                                                   
 78         if (clockevent_state_periodic(cd))        
 79                 tmode = M_SCD_TIMER_ENABLE | M    
 80         else                                      
 81                 tmode = 0;                        
 82                                                   
 83         /* ACK interrupt */                       
 84         cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu,    
 85         ____raw_writeq(tmode, cfg);               
 86                                                   
 87         cd->event_handler(cd);                    
 88                                                   
 89         return IRQ_HANDLED;                       
 90 }                                                 
 91                                                   
 92 static DEFINE_PER_CPU(struct clock_event_devic    
 93 static DEFINE_PER_CPU(char [18], sibyte_hpt_na    
 94                                                   
 95 void sb1250_clockevent_init(void)                 
 96 {                                                 
 97         unsigned int cpu = smp_processor_id();    
 98         unsigned int irq = K_INT_TIMER_0 + cpu    
 99         struct clock_event_device *cd = &per_c    
100         unsigned char *name = per_cpu(sibyte_h    
101         unsigned long flags = IRQF_PERCPU | IR    
102                                                   
103         /* Only have 4 general purpose timers,    
104         BUG_ON(cpu > 2);                          
105                                                   
106         sprintf(name, "sb1250-counter-%d", cpu    
107         cd->name                = name;           
108         cd->features            = CLOCK_EVT_FE    
109                                   CLOCK_EVT_FE    
110         clockevent_set_clock(cd, V_SCD_TIMER_F    
111         cd->max_delta_ns        = clockevent_d    
112         cd->max_delta_ticks     = 0x7fffff;       
113         cd->min_delta_ns        = clockevent_d    
114         cd->min_delta_ticks     = 2;              
115         cd->rating              = 200;            
116         cd->irq                 = irq;            
117         cd->cpumask             = cpumask_of(c    
118         cd->set_next_event      = sibyte_next_    
119         cd->set_state_shutdown  = sibyte_shutd    
120         cd->set_state_periodic  = sibyte_set_p    
121         cd->set_state_oneshot   = sibyte_shutd    
122         clockevents_register_device(cd);          
123                                                   
124         sb1250_mask_irq(cpu, irq);                
125                                                   
126         /*                                        
127          * Map the timer interrupt to IP[4] of    
128          */                                       
129         __raw_writeq(IMR_IP4_VAL,                 
130                      IOADDR(A_IMR_REGISTER(cpu    
131                             (irq << 3)));         
132                                                   
133         sb1250_unmask_irq(cpu, irq);              
134                                                   
135         irq_set_affinity(irq, cpumask_of(cpu))    
136         if (request_irq(irq, sibyte_counter_ha    
137                 pr_err("Failed to request irq     
138 }                                                 
139                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php