~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/mips/mm/cex-oct.S

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/mips/mm/cex-oct.S (Version linux-6.12-rc7) and /arch/mips/mm/cex-oct.S (Version linux-5.0.21)


  1 /*                                                  1 /*
  2  * This file is subject to the terms and condi      2  * This file is subject to the terms and conditions of the GNU General Public
  3  * License.  See the file "COPYING" in the mai      3  * License.  See the file "COPYING" in the main directory of this archive
  4  * for more details.                                4  * for more details.
  5  *                                                  5  *
  6  * Copyright (C) 2006 Cavium Networks               6  * Copyright (C) 2006 Cavium Networks
  7  * Cache error handler                              7  * Cache error handler
  8  */                                                 8  */
  9                                                     9 
 10 #include <asm/asm.h>                               10 #include <asm/asm.h>
 11 #include <asm/regdef.h>                            11 #include <asm/regdef.h>
 12 #include <asm/mipsregs.h>                          12 #include <asm/mipsregs.h>
 13 #include <asm/stackframe.h>                        13 #include <asm/stackframe.h>
 14                                                    14 
 15 /*                                                 15 /*
 16  * Handle cache error. Indicate to the second      16  * Handle cache error. Indicate to the second level handler whether
 17  * the exception is recoverable.                   17  * the exception is recoverable.
 18  */                                                18  */
 19         LEAF(except_vec2_octeon)                   19         LEAF(except_vec2_octeon)
 20                                                    20 
 21         .set    push                               21         .set    push
 22         .set    mips64r2                           22         .set    mips64r2
 23         .set    noreorder                          23         .set    noreorder
 24         .set    noat                               24         .set    noat
 25                                                    25 
 26                                                    26 
 27         /* due to an errata we need to read th     27         /* due to an errata we need to read the COP0 CacheErr (Dcache)
 28          * before any cache/DRAM access  */        28          * before any cache/DRAM access  */
 29                                                    29 
 30         rdhwr   k0, $0        /* get core_id *     30         rdhwr   k0, $0        /* get core_id */
 31         PTR_LA  k1, cache_err_dcache               31         PTR_LA  k1, cache_err_dcache
 32         sll     k0, k0, 3                          32         sll     k0, k0, 3
 33         PTR_ADDU k1, k0, k1    /* k1 = &cache_     33         PTR_ADDU k1, k0, k1    /* k1 = &cache_err_dcache[core_id] */
 34                                                    34 
 35         dmfc0   k0, CP0_CACHEERR, 1                35         dmfc0   k0, CP0_CACHEERR, 1
 36         sd      k0, (k1)                           36         sd      k0, (k1)
 37         dmtc0   $0, CP0_CACHEERR, 1                37         dmtc0   $0, CP0_CACHEERR, 1
 38                                                    38 
 39         /* check whether this is a nested exce     39         /* check whether this is a nested exception */
 40         mfc0    k1, CP0_STATUS                     40         mfc0    k1, CP0_STATUS
 41         andi    k1, k1, ST0_EXL                    41         andi    k1, k1, ST0_EXL
 42         beqz    k1, 1f                             42         beqz    k1, 1f
 43          nop                                       43          nop
 44         j       cache_parity_error_octeon_non_     44         j       cache_parity_error_octeon_non_recoverable
 45          nop                                       45          nop
 46                                                    46 
 47         /* exception is recoverable */             47         /* exception is recoverable */
 48 1:      j       handle_cache_err                   48 1:      j       handle_cache_err
 49          nop                                       49          nop
 50                                                    50 
 51         .set    pop                                51         .set    pop
 52         END(except_vec2_octeon)                    52         END(except_vec2_octeon)
 53                                                    53 
 54  /* We need to jump to handle_cache_err so tha     54  /* We need to jump to handle_cache_err so that the previous handler
 55   * can fit within 0x80 bytes. We also move fr     55   * can fit within 0x80 bytes. We also move from 0xFFFFFFFFAXXXXXXX
 56   * space (uncached) to the 0xFFFFFFFF8XXXXXXX     56   * space (uncached) to the 0xFFFFFFFF8XXXXXXX space (cached).  */
 57         LEAF(handle_cache_err)                     57         LEAF(handle_cache_err)
 58         .set    push                               58         .set    push
 59         .set    noreorder                          59         .set    noreorder
 60         .set    noat                               60         .set    noat
 61                                                    61 
 62         SAVE_ALL                                   62         SAVE_ALL
 63         KMODE                                      63         KMODE
 64         jal     cache_parity_error_octeon_reco     64         jal     cache_parity_error_octeon_recoverable
 65         nop                                        65         nop
 66         j       ret_from_exception                 66         j       ret_from_exception
 67         nop                                        67         nop
 68                                                    68 
 69         .set pop                                   69         .set pop
 70         END(handle_cache_err)                      70         END(handle_cache_err)
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php