1 # SPDX-License-Identifier: GPL-2.0 !! 1 config MIPS
2 # !! 2 bool
3 # For a description of the syntax of this conf !! 3 default y
4 # see Documentation/kbuild/kconfig-language.rs !! 4 select HAVE_GENERIC_DMA_COHERENT
5 # !! 5 select HAVE_IDE
6 !! 6 select HAVE_OPROFILE
7 config OPENRISC !! 7 select HAVE_PERF_EVENTS
8 def_bool y !! 8 select PERF_USE_VMALLOC
9 select ARCH_32BIT_OFF_T !! 9 select HAVE_ARCH_KGDB
10 select ARCH_HAS_DMA_SET_UNCACHED !! 10 select ARCH_HAVE_CUSTOM_GPIO_H
11 select ARCH_HAS_DMA_CLEAR_UNCACHED !! 11 select HAVE_FUNCTION_TRACER
12 select ARCH_HAS_SYNC_DMA_FOR_DEVICE !! 12 select HAVE_FUNCTION_TRACE_MCOUNT_TEST
13 select COMMON_CLK !! 13 select HAVE_DYNAMIC_FTRACE
14 select OF !! 14 select HAVE_FTRACE_MCOUNT_RECORD
15 select OF_EARLY_FLATTREE !! 15 select HAVE_C_RECORDMCOUNT
16 select IRQ_DOMAIN !! 16 select HAVE_FUNCTION_GRAPH_TRACER
17 select GPIOLIB !! 17 select HAVE_KPROBES
18 select HAVE_ARCH_TRACEHOOK !! 18 select HAVE_KRETPROBES
19 select SPARSE_IRQ !! 19 select HAVE_DEBUG_KMEMLEAK
20 select GENERIC_IRQ_CHIP !! 20 select ARCH_BINFMT_ELF_RANDOMIZE_PIE
>> 21 select HAVE_ARCH_TRANSPARENT_HUGEPAGE if CPU_SUPPORTS_HUGEPAGES && 64BIT
>> 22 select RTC_LIB if !MACH_LOONGSON
>> 23 select GENERIC_ATOMIC64 if !64BIT
>> 24 select ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE
>> 25 select HAVE_DMA_ATTRS
>> 26 select HAVE_DMA_API_DEBUG
>> 27 select HAVE_GENERIC_HARDIRQS
21 select GENERIC_IRQ_PROBE 28 select GENERIC_IRQ_PROBE
22 select GENERIC_IRQ_SHOW 29 select GENERIC_IRQ_SHOW
23 select GENERIC_PCI_IOMAP 30 select GENERIC_PCI_IOMAP
24 select GENERIC_IOREMAP !! 31 select HAVE_ARCH_JUMP_LABEL
25 select GENERIC_CPU_DEVICES !! 32 select ARCH_WANT_IPC_PARSE_VERSION
26 select HAVE_PCI !! 33 select IRQ_FORCED_THREADING
27 select HAVE_UID16 !! 34 select HAVE_MEMBLOCK
28 select HAVE_PAGE_SIZE_8KB !! 35 select HAVE_MEMBLOCK_NODE_MAP
29 select GENERIC_ATOMIC64 !! 36 select ARCH_DISCARD_MEMBLOCK
30 select GENERIC_CLOCKEVENTS_BROADCAST <<
31 select GENERIC_SMP_IDLE_THREAD 37 select GENERIC_SMP_IDLE_THREAD
32 select MODULES_USE_ELF_RELA !! 38 select BUILDTIME_EXTABLE_SORT
33 select HAVE_DEBUG_STACKOVERFLOW !! 39 select GENERIC_CLOCKEVENTS
34 select OR1K_PIC !! 40 select GENERIC_CMOS_UPDATE
35 select CPU_NO_EFFICIENT_FFS if !OPENRI !! 41 select HAVE_MOD_ARCH_SPECIFIC
36 select ARCH_USE_QUEUED_RWLOCKS !! 42 select VIRT_TO_BUS
37 select OMPIC if SMP !! 43 select MODULES_USE_ELF_REL if MODULES
38 select PCI_DOMAINS_GENERIC if PCI !! 44 select MODULES_USE_ELF_RELA if MODULES && 64BIT
39 select PCI_MSI if PCI !! 45 select CLONE_BACKWARDS
40 select ARCH_WANT_FRAME_POINTERS <<
41 select GENERIC_IRQ_MULTI_HANDLER <<
42 select MMU_GATHER_NO_RANGE if MMU <<
43 select TRACE_IRQFLAGS_SUPPORT <<
44 46
45 config CPU_BIG_ENDIAN !! 47 menu "Machine selection"
46 def_bool y <<
47 48
48 config MMU !! 49 config ZONE_DMA
49 def_bool y !! 50 bool
50 51
51 config GENERIC_HWEIGHT !! 52 choice
52 def_bool y !! 53 prompt "System type"
>> 54 default SGI_IP22
53 55
54 config NO_IOPORT_MAP !! 56 config MIPS_ALCHEMY
55 def_bool y !! 57 bool "Alchemy processor based machines"
>> 58 select 64BIT_PHYS_ADDR
>> 59 select CEVT_R4K
>> 60 select CSRC_R4K
>> 61 select IRQ_CPU
>> 62 select SYS_HAS_CPU_MIPS32_R1
>> 63 select SYS_SUPPORTS_32BIT_KERNEL
>> 64 select SYS_SUPPORTS_APM_EMULATION
>> 65 select ARCH_REQUIRE_GPIOLIB
>> 66 select SYS_SUPPORTS_ZBOOT
>> 67 select USB_ARCH_HAS_OHCI
>> 68 select USB_ARCH_HAS_EHCI
>> 69
>> 70 config AR7
>> 71 bool "Texas Instruments AR7"
>> 72 select BOOT_ELF32
>> 73 select DMA_NONCOHERENT
>> 74 select CEVT_R4K
>> 75 select CSRC_R4K
>> 76 select IRQ_CPU
>> 77 select NO_EXCEPT_FILL
>> 78 select SWAP_IO_SPACE
>> 79 select SYS_HAS_CPU_MIPS32_R1
>> 80 select SYS_HAS_EARLY_PRINTK
>> 81 select SYS_SUPPORTS_32BIT_KERNEL
>> 82 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 83 select SYS_SUPPORTS_ZBOOT_UART16550
>> 84 select ARCH_REQUIRE_GPIOLIB
>> 85 select VLYNQ
>> 86 select HAVE_CLK
>> 87 help
>> 88 Support for the Texas Instruments AR7 System-on-a-Chip
>> 89 family: TNETD7100, 7200 and 7300.
56 90
57 # For now, use generic checksum functions !! 91 config ATH79
58 #These can be reimplemented in assembly later !! 92 bool "Atheros AR71XX/AR724X/AR913X based boards"
59 config GENERIC_CSUM !! 93 select ARCH_REQUIRE_GPIOLIB
60 def_bool y !! 94 select BOOT_RAW
>> 95 select CEVT_R4K
>> 96 select CSRC_R4K
>> 97 select DMA_NONCOHERENT
>> 98 select HAVE_CLK
>> 99 select IRQ_CPU
>> 100 select MIPS_MACHINE
>> 101 select SYS_HAS_CPU_MIPS32_R2
>> 102 select SYS_HAS_EARLY_PRINTK
>> 103 select SYS_SUPPORTS_32BIT_KERNEL
>> 104 select SYS_SUPPORTS_BIG_ENDIAN
>> 105 help
>> 106 Support for the Atheros AR71XX/AR724X/AR913X SoCs.
61 107
62 config STACKTRACE_SUPPORT !! 108 config BCM47XX
63 def_bool y !! 109 bool "Broadcom BCM47XX based boards"
>> 110 select ARCH_WANT_OPTIONAL_GPIOLIB
>> 111 select BOOT_RAW
>> 112 select CEVT_R4K
>> 113 select CSRC_R4K
>> 114 select DMA_NONCOHERENT
>> 115 select FW_CFE
>> 116 select HW_HAS_PCI
>> 117 select IRQ_CPU
>> 118 select NO_EXCEPT_FILL
>> 119 select SYS_SUPPORTS_32BIT_KERNEL
>> 120 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 121 select SYS_HAS_EARLY_PRINTK
>> 122 help
>> 123 Support for BCM47XX based boards
64 124
65 config LOCKDEP_SUPPORT !! 125 config BCM63XX
66 def_bool y !! 126 bool "Broadcom BCM63XX based boards"
>> 127 select CEVT_R4K
>> 128 select CSRC_R4K
>> 129 select DMA_NONCOHERENT
>> 130 select IRQ_CPU
>> 131 select SYS_HAS_CPU_MIPS32_R1
>> 132 select SYS_SUPPORTS_32BIT_KERNEL
>> 133 select SYS_SUPPORTS_BIG_ENDIAN
>> 134 select SYS_HAS_EARLY_PRINTK
>> 135 select SWAP_IO_SPACE
>> 136 select ARCH_REQUIRE_GPIOLIB
>> 137 select HAVE_CLK
>> 138 help
>> 139 Support for BCM63XX based boards
67 140
68 menu "Processor type and features" !! 141 config MIPS_COBALT
>> 142 bool "Cobalt Server"
>> 143 select CEVT_R4K
>> 144 select CSRC_R4K
>> 145 select CEVT_GT641XX
>> 146 select DMA_NONCOHERENT
>> 147 select HW_HAS_PCI
>> 148 select I8253
>> 149 select I8259
>> 150 select IRQ_CPU
>> 151 select IRQ_GT641XX
>> 152 select PCI_GT64XXX_PCI0
>> 153 select PCI
>> 154 select SYS_HAS_CPU_NEVADA
>> 155 select SYS_HAS_EARLY_PRINTK
>> 156 select SYS_SUPPORTS_32BIT_KERNEL
>> 157 select SYS_SUPPORTS_64BIT_KERNEL
>> 158 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 159
>> 160 config MACH_DECSTATION
>> 161 bool "DECstations"
>> 162 select BOOT_ELF32
>> 163 select CEVT_DS1287
>> 164 select CEVT_R4K
>> 165 select CSRC_IOASIC
>> 166 select CSRC_R4K
>> 167 select CPU_DADDI_WORKAROUNDS if 64BIT
>> 168 select CPU_R4000_WORKAROUNDS if 64BIT
>> 169 select CPU_R4400_WORKAROUNDS if 64BIT
>> 170 select DMA_NONCOHERENT
>> 171 select NO_IOPORT
>> 172 select IRQ_CPU
>> 173 select SYS_HAS_CPU_R3000
>> 174 select SYS_HAS_CPU_R4X00
>> 175 select SYS_SUPPORTS_32BIT_KERNEL
>> 176 select SYS_SUPPORTS_64BIT_KERNEL
>> 177 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 178 select SYS_SUPPORTS_128HZ
>> 179 select SYS_SUPPORTS_256HZ
>> 180 select SYS_SUPPORTS_1024HZ
>> 181 help
>> 182 This enables support for DEC's MIPS based workstations. For details
>> 183 see the Linux/MIPS FAQ on <http://www.linux-mips.org/> and the
>> 184 DECstation porting pages on <http://decstation.unix-ag.org/>.
>> 185
>> 186 If you have one of the following DECstation Models you definitely
>> 187 want to choose R4xx0 for the CPU Type:
>> 188
>> 189 DECstation 5000/50
>> 190 DECstation 5000/150
>> 191 DECstation 5000/260
>> 192 DECsystem 5900/260
>> 193
>> 194 otherwise choose R3000.
>> 195
>> 196 config MACH_JAZZ
>> 197 bool "Jazz family of machines"
>> 198 select FW_ARC
>> 199 select FW_ARC32
>> 200 select ARCH_MAY_HAVE_PC_FDC
>> 201 select CEVT_R4K
>> 202 select CSRC_R4K
>> 203 select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN
>> 204 select GENERIC_ISA_DMA
>> 205 select HAVE_PCSPKR_PLATFORM
>> 206 select IRQ_CPU
>> 207 select I8253
>> 208 select I8259
>> 209 select ISA
>> 210 select SYS_HAS_CPU_R4X00
>> 211 select SYS_SUPPORTS_32BIT_KERNEL
>> 212 select SYS_SUPPORTS_64BIT_KERNEL
>> 213 select SYS_SUPPORTS_100HZ
>> 214 help
>> 215 This a family of machines based on the MIPS R4030 chipset which was
>> 216 used by several vendors to build RISC/os and Windows NT workstations.
>> 217 Members include the Acer PICA, MIPS Magnum 4000, MIPS Millennium and
>> 218 Olivetti M700-10 workstations.
>> 219
>> 220 config MACH_JZ4740
>> 221 bool "Ingenic JZ4740 based machines"
>> 222 select SYS_HAS_CPU_MIPS32_R1
>> 223 select SYS_SUPPORTS_32BIT_KERNEL
>> 224 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 225 select SYS_SUPPORTS_ZBOOT_UART16550
>> 226 select DMA_NONCOHERENT
>> 227 select IRQ_CPU
>> 228 select ARCH_REQUIRE_GPIOLIB
>> 229 select SYS_HAS_EARLY_PRINTK
>> 230 select HAVE_PWM
>> 231 select HAVE_CLK
>> 232 select GENERIC_IRQ_CHIP
69 233
70 choice !! 234 config LANTIQ
71 prompt "Subarchitecture" !! 235 bool "Lantiq based platforms"
72 default OR1K_1200 !! 236 select DMA_NONCOHERENT
>> 237 select IRQ_CPU
>> 238 select CEVT_R4K
>> 239 select CSRC_R4K
>> 240 select SYS_HAS_CPU_MIPS32_R1
>> 241 select SYS_HAS_CPU_MIPS32_R2
>> 242 select SYS_SUPPORTS_BIG_ENDIAN
>> 243 select SYS_SUPPORTS_32BIT_KERNEL
>> 244 select SYS_SUPPORTS_MULTITHREADING
>> 245 select SYS_HAS_EARLY_PRINTK
>> 246 select ARCH_REQUIRE_GPIOLIB
>> 247 select SWAP_IO_SPACE
>> 248 select BOOT_RAW
>> 249 select HAVE_MACH_CLKDEV
>> 250 select CLKDEV_LOOKUP
>> 251 select USE_OF
>> 252 select PINCTRL
>> 253 select PINCTRL_LANTIQ
>> 254
>> 255 config LASAT
>> 256 bool "LASAT Networks platforms"
>> 257 select CEVT_R4K
>> 258 select CSRC_R4K
>> 259 select DMA_NONCOHERENT
>> 260 select SYS_HAS_EARLY_PRINTK
>> 261 select HW_HAS_PCI
>> 262 select IRQ_CPU
>> 263 select PCI_GT64XXX_PCI0
>> 264 select MIPS_NILE4
>> 265 select R5000_CPU_SCACHE
>> 266 select SYS_HAS_CPU_R5000
>> 267 select SYS_SUPPORTS_32BIT_KERNEL
>> 268 select SYS_SUPPORTS_64BIT_KERNEL if BROKEN
>> 269 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 270
>> 271 config MACH_LOONGSON
>> 272 bool "Loongson family of machines"
>> 273 select SYS_SUPPORTS_ZBOOT
>> 274 help
>> 275 This enables the support of Loongson family of machines.
>> 276
>> 277 Loongson is a family of general-purpose MIPS-compatible CPUs.
>> 278 developed at Institute of Computing Technology (ICT),
>> 279 Chinese Academy of Sciences (CAS) in the People's Republic
>> 280 of China. The chief architect is Professor Weiwu Hu.
>> 281
>> 282 config MACH_LOONGSON1
>> 283 bool "Loongson 1 family of machines"
>> 284 select SYS_SUPPORTS_ZBOOT
>> 285 help
>> 286 This enables support for the Loongson 1 based machines.
>> 287
>> 288 Loongson 1 is a family of 32-bit MIPS-compatible SoCs developed by
>> 289 the ICT (Institute of Computing Technology) and the Chinese Academy
>> 290 of Sciences.
>> 291
>> 292 config MIPS_MALTA
>> 293 bool "MIPS Malta board"
>> 294 select ARCH_MAY_HAVE_PC_FDC
>> 295 select BOOT_ELF32
>> 296 select BOOT_RAW
>> 297 select CEVT_R4K
>> 298 select CSRC_R4K
>> 299 select CSRC_GIC
>> 300 select DMA_NONCOHERENT
>> 301 select GENERIC_ISA_DMA
>> 302 select HAVE_PCSPKR_PLATFORM
>> 303 select IRQ_CPU
>> 304 select IRQ_GIC
>> 305 select HW_HAS_PCI
>> 306 select I8253
>> 307 select I8259
>> 308 select MIPS_BONITO64
>> 309 select MIPS_CPU_SCACHE
>> 310 select PCI_GT64XXX_PCI0
>> 311 select MIPS_MSC
>> 312 select SWAP_IO_SPACE
>> 313 select SYS_HAS_CPU_MIPS32_R1
>> 314 select SYS_HAS_CPU_MIPS32_R2
>> 315 select SYS_HAS_CPU_MIPS64_R1
>> 316 select SYS_HAS_CPU_MIPS64_R2
>> 317 select SYS_HAS_CPU_NEVADA
>> 318 select SYS_HAS_CPU_RM7000
>> 319 select SYS_HAS_EARLY_PRINTK
>> 320 select SYS_SUPPORTS_32BIT_KERNEL
>> 321 select SYS_SUPPORTS_64BIT_KERNEL
>> 322 select SYS_SUPPORTS_BIG_ENDIAN
>> 323 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 324 select SYS_SUPPORTS_MIPS_CMP
>> 325 select SYS_SUPPORTS_MULTITHREADING
>> 326 select SYS_SUPPORTS_SMARTMIPS
>> 327 select SYS_SUPPORTS_ZBOOT
>> 328 help
>> 329 This enables support for the MIPS Technologies Malta evaluation
>> 330 board.
>> 331
>> 332 config MIPS_SEAD3
>> 333 bool "MIPS SEAD3 board"
>> 334 select BOOT_ELF32
>> 335 select BOOT_RAW
>> 336 select CEVT_R4K
>> 337 select CSRC_R4K
>> 338 select CSRC_GIC
>> 339 select CPU_MIPSR2_IRQ_VI
>> 340 select CPU_MIPSR2_IRQ_EI
>> 341 select DMA_NONCOHERENT
>> 342 select IRQ_CPU
>> 343 select IRQ_GIC
>> 344 select MIPS_CPU_SCACHE
>> 345 select MIPS_MSC
>> 346 select SYS_HAS_CPU_MIPS32_R1
>> 347 select SYS_HAS_CPU_MIPS32_R2
>> 348 select SYS_HAS_CPU_MIPS64_R1
>> 349 select SYS_HAS_EARLY_PRINTK
>> 350 select SYS_SUPPORTS_32BIT_KERNEL
>> 351 select SYS_SUPPORTS_64BIT_KERNEL
>> 352 select SYS_SUPPORTS_BIG_ENDIAN
>> 353 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 354 select SYS_SUPPORTS_SMARTMIPS
>> 355 select SYS_SUPPORTS_MICROMIPS
>> 356 select USB_ARCH_HAS_EHCI
>> 357 select USB_EHCI_BIG_ENDIAN_DESC
>> 358 select USB_EHCI_BIG_ENDIAN_MMIO
>> 359 select USE_OF
>> 360 help
>> 361 This enables support for the MIPS Technologies SEAD3 evaluation
>> 362 board.
>> 363
>> 364 config NEC_MARKEINS
>> 365 bool "NEC EMMA2RH Mark-eins board"
>> 366 select SOC_EMMA2RH
>> 367 select HW_HAS_PCI
>> 368 help
>> 369 This enables support for the NEC Electronics Mark-eins boards.
>> 370
>> 371 config MACH_VR41XX
>> 372 bool "NEC VR4100 series based machines"
>> 373 select CEVT_R4K
>> 374 select CSRC_R4K
>> 375 select SYS_HAS_CPU_VR41XX
>> 376 select ARCH_REQUIRE_GPIOLIB
>> 377
>> 378 config NXP_STB220
>> 379 bool "NXP STB220 board"
>> 380 select SOC_PNX833X
>> 381 help
>> 382 Support for NXP Semiconductors STB220 Development Board.
>> 383
>> 384 config NXP_STB225
>> 385 bool "NXP 225 board"
>> 386 select SOC_PNX833X
>> 387 select SOC_PNX8335
>> 388 help
>> 389 Support for NXP Semiconductors STB225 Development Board.
>> 390
>> 391 config PMC_MSP
>> 392 bool "PMC-Sierra MSP chipsets"
>> 393 select CEVT_R4K
>> 394 select CSRC_R4K
>> 395 select DMA_NONCOHERENT
>> 396 select SWAP_IO_SPACE
>> 397 select NO_EXCEPT_FILL
>> 398 select BOOT_RAW
>> 399 select SYS_HAS_CPU_MIPS32_R1
>> 400 select SYS_HAS_CPU_MIPS32_R2
>> 401 select SYS_SUPPORTS_32BIT_KERNEL
>> 402 select SYS_SUPPORTS_BIG_ENDIAN
>> 403 select IRQ_CPU
>> 404 select SERIAL_8250
>> 405 select SERIAL_8250_CONSOLE
>> 406 select USB_EHCI_BIG_ENDIAN_MMIO
>> 407 select USB_EHCI_BIG_ENDIAN_DESC
>> 408 help
>> 409 This adds support for the PMC-Sierra family of Multi-Service
>> 410 Processor System-On-A-Chips. These parts include a number
>> 411 of integrated peripherals, interfaces and DSPs in addition to
>> 412 a variety of MIPS cores.
>> 413
>> 414 config POWERTV
>> 415 bool "Cisco PowerTV"
>> 416 select BOOT_ELF32
>> 417 select CEVT_R4K
>> 418 select CPU_MIPSR2_IRQ_VI
>> 419 select CPU_MIPSR2_IRQ_EI
>> 420 select CSRC_POWERTV
>> 421 select DMA_NONCOHERENT
>> 422 select HW_HAS_PCI
>> 423 select SYS_HAS_EARLY_PRINTK
>> 424 select SYS_HAS_CPU_MIPS32_R2
>> 425 select SYS_SUPPORTS_32BIT_KERNEL
>> 426 select SYS_SUPPORTS_BIG_ENDIAN
>> 427 select SYS_SUPPORTS_HIGHMEM
>> 428 select USB_OHCI_LITTLE_ENDIAN
>> 429 help
>> 430 This enables support for the Cisco PowerTV Platform.
>> 431
>> 432 config RALINK
>> 433 bool "Ralink based machines"
>> 434 select CEVT_R4K
>> 435 select CSRC_R4K
>> 436 select BOOT_RAW
>> 437 select DMA_NONCOHERENT
>> 438 select IRQ_CPU
>> 439 select USE_OF
>> 440 select SYS_HAS_CPU_MIPS32_R1
>> 441 select SYS_HAS_CPU_MIPS32_R2
>> 442 select SYS_SUPPORTS_32BIT_KERNEL
>> 443 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 444 select SYS_HAS_EARLY_PRINTK
>> 445 select HAVE_MACH_CLKDEV
>> 446 select CLKDEV_LOOKUP
>> 447
>> 448 config SGI_IP22
>> 449 bool "SGI IP22 (Indy/Indigo2)"
>> 450 select FW_ARC
>> 451 select FW_ARC32
>> 452 select BOOT_ELF32
>> 453 select CEVT_R4K
>> 454 select CSRC_R4K
>> 455 select DEFAULT_SGI_PARTITION
>> 456 select DMA_NONCOHERENT
>> 457 select HW_HAS_EISA
>> 458 select I8253
>> 459 select I8259
>> 460 select IP22_CPU_SCACHE
>> 461 select IRQ_CPU
>> 462 select GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 463 select SGI_HAS_I8042
>> 464 select SGI_HAS_INDYDOG
>> 465 select SGI_HAS_HAL2
>> 466 select SGI_HAS_SEEQ
>> 467 select SGI_HAS_WD93
>> 468 select SGI_HAS_ZILOG
>> 469 select SWAP_IO_SPACE
>> 470 select SYS_HAS_CPU_R4X00
>> 471 select SYS_HAS_CPU_R5000
>> 472 #
>> 473 # Disable EARLY_PRINTK for now since it leads to overwritten prom
>> 474 # memory during early boot on some machines.
>> 475 #
>> 476 # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com
>> 477 # for a more details discussion
>> 478 #
>> 479 # select SYS_HAS_EARLY_PRINTK
>> 480 select SYS_SUPPORTS_32BIT_KERNEL
>> 481 select SYS_SUPPORTS_64BIT_KERNEL
>> 482 select SYS_SUPPORTS_BIG_ENDIAN
>> 483 help
>> 484 This are the SGI Indy, Challenge S and Indigo2, as well as certain
>> 485 OEM variants like the Tandem CMN B006S. To compile a Linux kernel
>> 486 that runs on these, say Y here.
>> 487
>> 488 config SGI_IP27
>> 489 bool "SGI IP27 (Origin200/2000)"
>> 490 select FW_ARC
>> 491 select FW_ARC64
>> 492 select BOOT_ELF64
>> 493 select DEFAULT_SGI_PARTITION
>> 494 select DMA_COHERENT
>> 495 select SYS_HAS_EARLY_PRINTK
>> 496 select HW_HAS_PCI
>> 497 select NR_CPUS_DEFAULT_64
>> 498 select SYS_HAS_CPU_R10000
>> 499 select SYS_SUPPORTS_64BIT_KERNEL
>> 500 select SYS_SUPPORTS_BIG_ENDIAN
>> 501 select SYS_SUPPORTS_NUMA
>> 502 select SYS_SUPPORTS_SMP
>> 503 help
>> 504 This are the SGI Origin 200, Origin 2000 and Onyx 2 Graphics
>> 505 workstations. To compile a Linux kernel that runs on these, say Y
>> 506 here.
>> 507
>> 508 config SGI_IP28
>> 509 bool "SGI IP28 (Indigo2 R10k)"
>> 510 select FW_ARC
>> 511 select FW_ARC64
>> 512 select BOOT_ELF64
>> 513 select CEVT_R4K
>> 514 select CSRC_R4K
>> 515 select DEFAULT_SGI_PARTITION
>> 516 select DMA_NONCOHERENT
>> 517 select GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 518 select IRQ_CPU
>> 519 select HW_HAS_EISA
>> 520 select I8253
>> 521 select I8259
>> 522 select SGI_HAS_I8042
>> 523 select SGI_HAS_INDYDOG
>> 524 select SGI_HAS_HAL2
>> 525 select SGI_HAS_SEEQ
>> 526 select SGI_HAS_WD93
>> 527 select SGI_HAS_ZILOG
>> 528 select SWAP_IO_SPACE
>> 529 select SYS_HAS_CPU_R10000
>> 530 #
>> 531 # Disable EARLY_PRINTK for now since it leads to overwritten prom
>> 532 # memory during early boot on some machines.
>> 533 #
>> 534 # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com
>> 535 # for a more details discussion
>> 536 #
>> 537 # select SYS_HAS_EARLY_PRINTK
>> 538 select SYS_SUPPORTS_64BIT_KERNEL
>> 539 select SYS_SUPPORTS_BIG_ENDIAN
>> 540 help
>> 541 This is the SGI Indigo2 with R10000 processor. To compile a Linux
>> 542 kernel that runs on these, say Y here.
>> 543
>> 544 config SGI_IP32
>> 545 bool "SGI IP32 (O2)"
>> 546 select FW_ARC
>> 547 select FW_ARC32
>> 548 select BOOT_ELF32
>> 549 select CEVT_R4K
>> 550 select CSRC_R4K
>> 551 select DMA_NONCOHERENT
>> 552 select HW_HAS_PCI
>> 553 select IRQ_CPU
>> 554 select R5000_CPU_SCACHE
>> 555 select RM7000_CPU_SCACHE
>> 556 select SYS_HAS_CPU_R5000
>> 557 select SYS_HAS_CPU_R10000 if BROKEN
>> 558 select SYS_HAS_CPU_RM7000
>> 559 select SYS_HAS_CPU_NEVADA
>> 560 select SYS_SUPPORTS_64BIT_KERNEL
>> 561 select SYS_SUPPORTS_BIG_ENDIAN
>> 562 help
>> 563 If you want this kernel to run on SGI O2 workstation, say Y here.
73 564
74 config OR1K_1200 !! 565 config SIBYTE_CRHINE
75 bool "OR1200" !! 566 bool "Sibyte BCM91120C-CRhine"
>> 567 select BOOT_ELF32
>> 568 select DMA_COHERENT
>> 569 select SIBYTE_BCM1120
>> 570 select SWAP_IO_SPACE
>> 571 select SYS_HAS_CPU_SB1
>> 572 select SYS_SUPPORTS_BIG_ENDIAN
>> 573 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 574
>> 575 config SIBYTE_CARMEL
>> 576 bool "Sibyte BCM91120x-Carmel"
>> 577 select BOOT_ELF32
>> 578 select DMA_COHERENT
>> 579 select SIBYTE_BCM1120
>> 580 select SWAP_IO_SPACE
>> 581 select SYS_HAS_CPU_SB1
>> 582 select SYS_SUPPORTS_BIG_ENDIAN
>> 583 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 584
>> 585 config SIBYTE_CRHONE
>> 586 bool "Sibyte BCM91125C-CRhone"
>> 587 select BOOT_ELF32
>> 588 select DMA_COHERENT
>> 589 select SIBYTE_BCM1125
>> 590 select SWAP_IO_SPACE
>> 591 select SYS_HAS_CPU_SB1
>> 592 select SYS_SUPPORTS_BIG_ENDIAN
>> 593 select SYS_SUPPORTS_HIGHMEM
>> 594 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 595
>> 596 config SIBYTE_RHONE
>> 597 bool "Sibyte BCM91125E-Rhone"
>> 598 select BOOT_ELF32
>> 599 select DMA_COHERENT
>> 600 select SIBYTE_BCM1125H
>> 601 select SWAP_IO_SPACE
>> 602 select SYS_HAS_CPU_SB1
>> 603 select SYS_SUPPORTS_BIG_ENDIAN
>> 604 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 605
>> 606 config SIBYTE_SWARM
>> 607 bool "Sibyte BCM91250A-SWARM"
>> 608 select BOOT_ELF32
>> 609 select DMA_COHERENT
>> 610 select HAVE_PATA_PLATFORM
>> 611 select NR_CPUS_DEFAULT_2
>> 612 select SIBYTE_SB1250
>> 613 select SWAP_IO_SPACE
>> 614 select SYS_HAS_CPU_SB1
>> 615 select SYS_SUPPORTS_BIG_ENDIAN
>> 616 select SYS_SUPPORTS_HIGHMEM
>> 617 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 618 select ZONE_DMA32 if 64BIT
>> 619
>> 620 config SIBYTE_LITTLESUR
>> 621 bool "Sibyte BCM91250C2-LittleSur"
>> 622 select BOOT_ELF32
>> 623 select DMA_COHERENT
>> 624 select HAVE_PATA_PLATFORM
>> 625 select NR_CPUS_DEFAULT_2
>> 626 select SIBYTE_SB1250
>> 627 select SWAP_IO_SPACE
>> 628 select SYS_HAS_CPU_SB1
>> 629 select SYS_SUPPORTS_BIG_ENDIAN
>> 630 select SYS_SUPPORTS_HIGHMEM
>> 631 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 632
>> 633 config SIBYTE_SENTOSA
>> 634 bool "Sibyte BCM91250E-Sentosa"
>> 635 select BOOT_ELF32
>> 636 select DMA_COHERENT
>> 637 select NR_CPUS_DEFAULT_2
>> 638 select SIBYTE_SB1250
>> 639 select SWAP_IO_SPACE
>> 640 select SYS_HAS_CPU_SB1
>> 641 select SYS_SUPPORTS_BIG_ENDIAN
>> 642 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 643
>> 644 config SIBYTE_BIGSUR
>> 645 bool "Sibyte BCM91480B-BigSur"
>> 646 select BOOT_ELF32
>> 647 select DMA_COHERENT
>> 648 select NR_CPUS_DEFAULT_4
>> 649 select SIBYTE_BCM1x80
>> 650 select SWAP_IO_SPACE
>> 651 select SYS_HAS_CPU_SB1
>> 652 select SYS_SUPPORTS_BIG_ENDIAN
>> 653 select SYS_SUPPORTS_HIGHMEM
>> 654 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 655 select ZONE_DMA32 if 64BIT
>> 656
>> 657 config SNI_RM
>> 658 bool "SNI RM200/300/400"
>> 659 select FW_ARC if CPU_LITTLE_ENDIAN
>> 660 select FW_ARC32 if CPU_LITTLE_ENDIAN
>> 661 select FW_SNIPROM if CPU_BIG_ENDIAN
>> 662 select ARCH_MAY_HAVE_PC_FDC
>> 663 select BOOT_ELF32
>> 664 select CEVT_R4K
>> 665 select CSRC_R4K
>> 666 select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN
>> 667 select DMA_NONCOHERENT
>> 668 select GENERIC_ISA_DMA
>> 669 select HAVE_PCSPKR_PLATFORM
>> 670 select HW_HAS_EISA
>> 671 select HW_HAS_PCI
>> 672 select IRQ_CPU
>> 673 select I8253
>> 674 select I8259
>> 675 select ISA
>> 676 select SWAP_IO_SPACE if CPU_BIG_ENDIAN
>> 677 select SYS_HAS_CPU_R4X00
>> 678 select SYS_HAS_CPU_R5000
>> 679 select SYS_HAS_CPU_R10000
>> 680 select R5000_CPU_SCACHE
>> 681 select SYS_HAS_EARLY_PRINTK
>> 682 select SYS_SUPPORTS_32BIT_KERNEL
>> 683 select SYS_SUPPORTS_64BIT_KERNEL
>> 684 select SYS_SUPPORTS_BIG_ENDIAN
>> 685 select SYS_SUPPORTS_HIGHMEM
>> 686 select SYS_SUPPORTS_LITTLE_ENDIAN
76 help 687 help
77 Generic OpenRISC 1200 architecture !! 688 The SNI RM200/300/400 are MIPS-based machines manufactured by
>> 689 Siemens Nixdorf Informationssysteme (SNI), parent company of Pyramid
>> 690 Technology and now in turn merged with Fujitsu. Say Y here to
>> 691 support this machine type.
>> 692
>> 693 config MACH_TX39XX
>> 694 bool "Toshiba TX39 series based machines"
>> 695
>> 696 config MACH_TX49XX
>> 697 bool "Toshiba TX49 series based machines"
>> 698
>> 699 config MIKROTIK_RB532
>> 700 bool "Mikrotik RB532 boards"
>> 701 select CEVT_R4K
>> 702 select CSRC_R4K
>> 703 select DMA_NONCOHERENT
>> 704 select HW_HAS_PCI
>> 705 select IRQ_CPU
>> 706 select SYS_HAS_CPU_MIPS32_R1
>> 707 select SYS_SUPPORTS_32BIT_KERNEL
>> 708 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 709 select SWAP_IO_SPACE
>> 710 select BOOT_RAW
>> 711 select ARCH_REQUIRE_GPIOLIB
>> 712 help
>> 713 Support the Mikrotik(tm) RouterBoard 532 series,
>> 714 based on the IDT RC32434 SoC.
>> 715
>> 716 config WR_PPMC
>> 717 bool "Wind River PPMC board"
>> 718 select CEVT_R4K
>> 719 select CSRC_R4K
>> 720 select IRQ_CPU
>> 721 select BOOT_ELF32
>> 722 select DMA_NONCOHERENT
>> 723 select HW_HAS_PCI
>> 724 select PCI_GT64XXX_PCI0
>> 725 select SWAP_IO_SPACE
>> 726 select SYS_HAS_CPU_MIPS32_R1
>> 727 select SYS_HAS_CPU_MIPS32_R2
>> 728 select SYS_HAS_CPU_MIPS64_R1
>> 729 select SYS_HAS_CPU_NEVADA
>> 730 select SYS_HAS_CPU_RM7000
>> 731 select SYS_SUPPORTS_32BIT_KERNEL
>> 732 select SYS_SUPPORTS_64BIT_KERNEL
>> 733 select SYS_SUPPORTS_BIG_ENDIAN
>> 734 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 735 help
>> 736 This enables support for the Wind River MIPS32 4KC PPMC evaluation
>> 737 board, which is based on GT64120 bridge chip.
>> 738
>> 739 config CAVIUM_OCTEON_SIMULATOR
>> 740 bool "Cavium Networks Octeon Simulator"
>> 741 select CEVT_R4K
>> 742 select 64BIT_PHYS_ADDR
>> 743 select DMA_COHERENT
>> 744 select SYS_SUPPORTS_64BIT_KERNEL
>> 745 select SYS_SUPPORTS_BIG_ENDIAN
>> 746 select SYS_SUPPORTS_HOTPLUG_CPU
>> 747 select SYS_HAS_CPU_CAVIUM_OCTEON
>> 748 select HOLES_IN_ZONE
>> 749 help
>> 750 The Octeon simulator is software performance model of the Cavium
>> 751 Octeon Processor. It supports simulating Octeon processors on x86
>> 752 hardware.
>> 753
>> 754 config CAVIUM_OCTEON_REFERENCE_BOARD
>> 755 bool "Cavium Networks Octeon reference board"
>> 756 select CEVT_R4K
>> 757 select 64BIT_PHYS_ADDR
>> 758 select DMA_COHERENT
>> 759 select SYS_SUPPORTS_64BIT_KERNEL
>> 760 select SYS_SUPPORTS_BIG_ENDIAN
>> 761 select EDAC_SUPPORT
>> 762 select SYS_SUPPORTS_HOTPLUG_CPU
>> 763 select SYS_HAS_EARLY_PRINTK
>> 764 select SYS_HAS_CPU_CAVIUM_OCTEON
>> 765 select SWAP_IO_SPACE
>> 766 select HW_HAS_PCI
>> 767 select ARCH_SUPPORTS_MSI
>> 768 select ZONE_DMA32
>> 769 select USB_ARCH_HAS_OHCI
>> 770 select USB_ARCH_HAS_EHCI
>> 771 select HOLES_IN_ZONE
>> 772 help
>> 773 This option supports all of the Octeon reference boards from Cavium
>> 774 Networks. It builds a kernel that dynamically determines the Octeon
>> 775 CPU type and supports all known board reference implementations.
>> 776 Some of the supported boards are:
>> 777 EBT3000
>> 778 EBH3000
>> 779 EBH3100
>> 780 Thunder
>> 781 Kodama
>> 782 Hikari
>> 783 Say Y here for most Octeon reference boards.
>> 784
>> 785 config NLM_XLR_BOARD
>> 786 bool "Netlogic XLR/XLS based systems"
>> 787 select BOOT_ELF32
>> 788 select NLM_COMMON
>> 789 select SYS_HAS_CPU_XLR
>> 790 select SYS_SUPPORTS_SMP
>> 791 select HW_HAS_PCI
>> 792 select SWAP_IO_SPACE
>> 793 select SYS_SUPPORTS_32BIT_KERNEL
>> 794 select SYS_SUPPORTS_64BIT_KERNEL
>> 795 select 64BIT_PHYS_ADDR
>> 796 select SYS_SUPPORTS_BIG_ENDIAN
>> 797 select SYS_SUPPORTS_HIGHMEM
>> 798 select DMA_COHERENT
>> 799 select NR_CPUS_DEFAULT_32
>> 800 select CEVT_R4K
>> 801 select CSRC_R4K
>> 802 select IRQ_CPU
>> 803 select ARCH_SUPPORTS_MSI
>> 804 select ZONE_DMA32 if 64BIT
>> 805 select SYNC_R4K
>> 806 select SYS_HAS_EARLY_PRINTK
>> 807 select USB_ARCH_HAS_OHCI if USB_SUPPORT
>> 808 select USB_ARCH_HAS_EHCI if USB_SUPPORT
>> 809 help
>> 810 Support for systems based on Netlogic XLR and XLS processors.
>> 811 Say Y here if you have a XLR or XLS based board.
>> 812
>> 813 config NLM_XLP_BOARD
>> 814 bool "Netlogic XLP based systems"
>> 815 select BOOT_ELF32
>> 816 select NLM_COMMON
>> 817 select SYS_HAS_CPU_XLP
>> 818 select SYS_SUPPORTS_SMP
>> 819 select HW_HAS_PCI
>> 820 select SYS_SUPPORTS_32BIT_KERNEL
>> 821 select SYS_SUPPORTS_64BIT_KERNEL
>> 822 select 64BIT_PHYS_ADDR
>> 823 select SYS_SUPPORTS_BIG_ENDIAN
>> 824 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 825 select SYS_SUPPORTS_HIGHMEM
>> 826 select DMA_COHERENT
>> 827 select NR_CPUS_DEFAULT_32
>> 828 select CEVT_R4K
>> 829 select CSRC_R4K
>> 830 select IRQ_CPU
>> 831 select ZONE_DMA32 if 64BIT
>> 832 select SYNC_R4K
>> 833 select SYS_HAS_EARLY_PRINTK
>> 834 select USE_OF
>> 835 help
>> 836 This board is based on Netlogic XLP Processor.
>> 837 Say Y here if you have a XLP based board.
78 838
79 endchoice 839 endchoice
80 840
81 config DCACHE_WRITETHROUGH !! 841 source "arch/mips/alchemy/Kconfig"
82 bool "Have write through data caches" !! 842 source "arch/mips/ath79/Kconfig"
>> 843 source "arch/mips/bcm47xx/Kconfig"
>> 844 source "arch/mips/bcm63xx/Kconfig"
>> 845 source "arch/mips/jazz/Kconfig"
>> 846 source "arch/mips/jz4740/Kconfig"
>> 847 source "arch/mips/lantiq/Kconfig"
>> 848 source "arch/mips/lasat/Kconfig"
>> 849 source "arch/mips/pmcs-msp71xx/Kconfig"
>> 850 source "arch/mips/powertv/Kconfig"
>> 851 source "arch/mips/ralink/Kconfig"
>> 852 source "arch/mips/sgi-ip27/Kconfig"
>> 853 source "arch/mips/sibyte/Kconfig"
>> 854 source "arch/mips/txx9/Kconfig"
>> 855 source "arch/mips/vr41xx/Kconfig"
>> 856 source "arch/mips/cavium-octeon/Kconfig"
>> 857 source "arch/mips/loongson/Kconfig"
>> 858 source "arch/mips/loongson1/Kconfig"
>> 859 source "arch/mips/netlogic/Kconfig"
>> 860
>> 861 endmenu
>> 862
>> 863 config RWSEM_GENERIC_SPINLOCK
>> 864 bool
>> 865 default y
>> 866
>> 867 config RWSEM_XCHGADD_ALGORITHM
>> 868 bool
>> 869
>> 870 config ARCH_HAS_ILOG2_U32
>> 871 bool
83 default n 872 default n
84 help <<
85 Select this if your implementation f <<
86 Selecting 'N' here will allow the ke <<
87 caches at relevant times. Most OpenR <<
88 through data caches. <<
89 873
90 If unsure say N here !! 874 config ARCH_HAS_ILOG2_U64
>> 875 bool
>> 876 default n
91 877
92 config OPENRISC_BUILTIN_DTB !! 878 config GENERIC_HWEIGHT
93 string "Builtin DTB" !! 879 bool
94 default "" !! 880 default y
95 881
96 menu "Class II Instructions" !! 882 config GENERIC_CALIBRATE_DELAY
>> 883 bool
>> 884 default y
97 885
98 config OPENRISC_HAVE_INST_FF1 !! 886 config SCHED_OMIT_FRAME_POINTER
99 bool "Have instruction l.ff1" !! 887 bool
100 default y 888 default y
>> 889
>> 890 #
>> 891 # Select some configuration options automatically based on user selections.
>> 892 #
>> 893 config FW_ARC
>> 894 bool
>> 895
>> 896 config ARCH_MAY_HAVE_PC_FDC
>> 897 bool
>> 898
>> 899 config BOOT_RAW
>> 900 bool
>> 901
>> 902 config CEVT_BCM1480
>> 903 bool
>> 904
>> 905 config CEVT_DS1287
>> 906 bool
>> 907
>> 908 config CEVT_GT641XX
>> 909 bool
>> 910
>> 911 config CEVT_R4K
>> 912 bool
>> 913
>> 914 config CEVT_GIC
>> 915 bool
>> 916
>> 917 config CEVT_SB1250
>> 918 bool
>> 919
>> 920 config CEVT_TXX9
>> 921 bool
>> 922
>> 923 config CSRC_BCM1480
>> 924 bool
>> 925
>> 926 config CSRC_IOASIC
>> 927 bool
>> 928
>> 929 config CSRC_POWERTV
>> 930 bool
>> 931
>> 932 config CSRC_R4K
>> 933 bool
>> 934
>> 935 config CSRC_GIC
>> 936 bool
>> 937
>> 938 config CSRC_SB1250
>> 939 bool
>> 940
>> 941 config GPIO_TXX9
>> 942 select ARCH_REQUIRE_GPIOLIB
>> 943 bool
>> 944
>> 945 config FW_CFE
>> 946 bool
>> 947
>> 948 config ARCH_DMA_ADDR_T_64BIT
>> 949 def_bool (HIGHMEM && 64BIT_PHYS_ADDR) || 64BIT
>> 950
>> 951 config DMA_COHERENT
>> 952 bool
>> 953
>> 954 config DMA_NONCOHERENT
>> 955 bool
>> 956 select NEED_DMA_MAP_STATE
>> 957
>> 958 config NEED_DMA_MAP_STATE
>> 959 bool
>> 960
>> 961 config SYS_HAS_EARLY_PRINTK
>> 962 bool
>> 963
>> 964 config HOTPLUG_CPU
>> 965 bool "Support for hot-pluggable CPUs"
>> 966 depends on SMP && HOTPLUG && SYS_SUPPORTS_HOTPLUG_CPU
101 help 967 help
102 Select this if your implementation h !! 968 Say Y here to allow turning CPUs off and on. CPUs can be
>> 969 controlled through /sys/devices/system/cpu.
>> 970 (Note: power management support will enable this option
>> 971 automatically on SMP systems. )
>> 972 Say N if you want to disable CPU hotplug.
103 973
104 config OPENRISC_HAVE_INST_FL1 !! 974 config SYS_SUPPORTS_HOTPLUG_CPU
105 bool "Have instruction l.fl1" !! 975 bool
106 default y !! 976
>> 977 config I8259
>> 978 bool
>> 979
>> 980 config MIPS_BONITO64
>> 981 bool
>> 982
>> 983 config MIPS_MSC
>> 984 bool
>> 985
>> 986 config MIPS_NILE4
>> 987 bool
>> 988
>> 989 config SYNC_R4K
>> 990 bool
>> 991
>> 992 config MIPS_MACHINE
>> 993 def_bool n
>> 994
>> 995 config NO_IOPORT
>> 996 def_bool n
>> 997
>> 998 config GENERIC_ISA_DMA
>> 999 bool
>> 1000 select ZONE_DMA if GENERIC_ISA_DMA_SUPPORT_BROKEN=n
>> 1001 select ISA_DMA_API
>> 1002
>> 1003 config GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 1004 bool
>> 1005 select GENERIC_ISA_DMA
>> 1006
>> 1007 config ISA_DMA_API
>> 1008 bool
>> 1009
>> 1010 config HOLES_IN_ZONE
>> 1011 bool
>> 1012
>> 1013 #
>> 1014 # Endianness selection. Sufficiently obscure so many users don't know what to
>> 1015 # answer,so we try hard to limit the available choices. Also the use of a
>> 1016 # choice statement should be more obvious to the user.
>> 1017 #
>> 1018 choice
>> 1019 prompt "Endianness selection"
>> 1020 help
>> 1021 Some MIPS machines can be configured for either little or big endian
>> 1022 byte order. These modes require different kernels and a different
>> 1023 Linux distribution. In general there is one preferred byteorder for a
>> 1024 particular system but some systems are just as commonly used in the
>> 1025 one or the other endianness.
>> 1026
>> 1027 config CPU_BIG_ENDIAN
>> 1028 bool "Big endian"
>> 1029 depends on SYS_SUPPORTS_BIG_ENDIAN
>> 1030
>> 1031 config CPU_LITTLE_ENDIAN
>> 1032 bool "Little endian"
>> 1033 depends on SYS_SUPPORTS_LITTLE_ENDIAN
107 help 1034 help
108 Select this if your implementation h <<
109 1035
110 config OPENRISC_HAVE_INST_MUL !! 1036 endchoice
111 bool "Have instruction l.mul for hardw !! 1037
>> 1038 config EXPORT_UASM
>> 1039 bool
>> 1040
>> 1041 config SYS_SUPPORTS_APM_EMULATION
>> 1042 bool
>> 1043
>> 1044 config SYS_SUPPORTS_BIG_ENDIAN
>> 1045 bool
>> 1046
>> 1047 config SYS_SUPPORTS_LITTLE_ENDIAN
>> 1048 bool
>> 1049
>> 1050 config SYS_SUPPORTS_HUGETLBFS
>> 1051 bool
>> 1052 depends on CPU_SUPPORTS_HUGEPAGES && 64BIT
>> 1053 default y
>> 1054
>> 1055 config MIPS_HUGE_TLB_SUPPORT
>> 1056 def_bool HUGETLB_PAGE || TRANSPARENT_HUGEPAGE
>> 1057
>> 1058 config IRQ_CPU
>> 1059 bool
>> 1060
>> 1061 config IRQ_CPU_RM7K
>> 1062 bool
>> 1063
>> 1064 config IRQ_MSP_SLP
>> 1065 bool
>> 1066
>> 1067 config IRQ_MSP_CIC
>> 1068 bool
>> 1069
>> 1070 config IRQ_TXX9
>> 1071 bool
>> 1072
>> 1073 config IRQ_GT641XX
>> 1074 bool
>> 1075
>> 1076 config IRQ_GIC
>> 1077 bool
>> 1078
>> 1079 config PCI_GT64XXX_PCI0
>> 1080 bool
>> 1081
>> 1082 config NO_EXCEPT_FILL
>> 1083 bool
>> 1084
>> 1085 config SOC_EMMA2RH
>> 1086 bool
>> 1087 select CEVT_R4K
>> 1088 select CSRC_R4K
>> 1089 select DMA_NONCOHERENT
>> 1090 select IRQ_CPU
>> 1091 select SWAP_IO_SPACE
>> 1092 select SYS_HAS_CPU_R5500
>> 1093 select SYS_SUPPORTS_32BIT_KERNEL
>> 1094 select SYS_SUPPORTS_64BIT_KERNEL
>> 1095 select SYS_SUPPORTS_BIG_ENDIAN
>> 1096
>> 1097 config SOC_PNX833X
>> 1098 bool
>> 1099 select CEVT_R4K
>> 1100 select CSRC_R4K
>> 1101 select IRQ_CPU
>> 1102 select DMA_NONCOHERENT
>> 1103 select SYS_HAS_CPU_MIPS32_R2
>> 1104 select SYS_SUPPORTS_32BIT_KERNEL
>> 1105 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 1106 select SYS_SUPPORTS_BIG_ENDIAN
>> 1107 select CPU_MIPSR2_IRQ_VI
>> 1108
>> 1109 config SOC_PNX8335
>> 1110 bool
>> 1111 select SOC_PNX833X
>> 1112
>> 1113 config SWAP_IO_SPACE
>> 1114 bool
>> 1115
>> 1116 config SGI_HAS_INDYDOG
>> 1117 bool
>> 1118
>> 1119 config SGI_HAS_HAL2
>> 1120 bool
>> 1121
>> 1122 config SGI_HAS_SEEQ
>> 1123 bool
>> 1124
>> 1125 config SGI_HAS_WD93
>> 1126 bool
>> 1127
>> 1128 config SGI_HAS_ZILOG
>> 1129 bool
>> 1130
>> 1131 config SGI_HAS_I8042
>> 1132 bool
>> 1133
>> 1134 config DEFAULT_SGI_PARTITION
>> 1135 bool
>> 1136
>> 1137 config FW_ARC32
>> 1138 bool
>> 1139
>> 1140 config FW_SNIPROM
>> 1141 bool
>> 1142
>> 1143 config BOOT_ELF32
>> 1144 bool
>> 1145
>> 1146 config MIPS_L1_CACHE_SHIFT
>> 1147 int
>> 1148 default "4" if MACH_DECSTATION || MIKROTIK_RB532 || PMC_MSP4200_EVAL || SOC_RT288X
>> 1149 default "6" if MIPS_CPU_SCACHE
>> 1150 default "7" if SGI_IP22 || SGI_IP27 || SGI_IP28 || SNI_RM || CPU_CAVIUM_OCTEON
>> 1151 default "5"
>> 1152
>> 1153 config HAVE_STD_PC_SERIAL_PORT
>> 1154 bool
>> 1155
>> 1156 config ARC_CONSOLE
>> 1157 bool "ARC console support"
>> 1158 depends on SGI_IP22 || SGI_IP28 || (SNI_RM && CPU_LITTLE_ENDIAN)
>> 1159
>> 1160 config ARC_MEMORY
>> 1161 bool
>> 1162 depends on MACH_JAZZ || SNI_RM || SGI_IP32
112 default y 1163 default y
>> 1164
>> 1165 config ARC_PROMLIB
>> 1166 bool
>> 1167 depends on MACH_JAZZ || SNI_RM || SGI_IP22 || SGI_IP28 || SGI_IP32
>> 1168 default y
>> 1169
>> 1170 config FW_ARC64
>> 1171 bool
>> 1172
>> 1173 config BOOT_ELF64
>> 1174 bool
>> 1175
>> 1176 menu "CPU selection"
>> 1177
>> 1178 choice
>> 1179 prompt "CPU type"
>> 1180 default CPU_R4X00
>> 1181
>> 1182 config CPU_LOONGSON2E
>> 1183 bool "Loongson 2E"
>> 1184 depends on SYS_HAS_CPU_LOONGSON2E
>> 1185 select CPU_LOONGSON2
>> 1186 help
>> 1187 The Loongson 2E processor implements the MIPS III instruction set
>> 1188 with many extensions.
>> 1189
>> 1190 It has an internal FPGA northbridge, which is compatible to
>> 1191 bonito64.
>> 1192
>> 1193 config CPU_LOONGSON2F
>> 1194 bool "Loongson 2F"
>> 1195 depends on SYS_HAS_CPU_LOONGSON2F
>> 1196 select CPU_LOONGSON2
>> 1197 select ARCH_REQUIRE_GPIOLIB
>> 1198 help
>> 1199 The Loongson 2F processor implements the MIPS III instruction set
>> 1200 with many extensions.
>> 1201
>> 1202 Loongson2F have built-in DDR2 and PCIX controller. The PCIX controller
>> 1203 have a similar programming interface with FPGA northbridge used in
>> 1204 Loongson2E.
>> 1205
>> 1206 config CPU_LOONGSON1B
>> 1207 bool "Loongson 1B"
>> 1208 depends on SYS_HAS_CPU_LOONGSON1B
>> 1209 select CPU_LOONGSON1
>> 1210 help
>> 1211 The Loongson 1B is a 32-bit SoC, which implements the MIPS32
>> 1212 release 2 instruction set.
>> 1213
>> 1214 config CPU_MIPS32_R1
>> 1215 bool "MIPS32 Release 1"
>> 1216 depends on SYS_HAS_CPU_MIPS32_R1
>> 1217 select CPU_HAS_PREFETCH
>> 1218 select CPU_SUPPORTS_32BIT_KERNEL
>> 1219 select CPU_SUPPORTS_HIGHMEM
>> 1220 help
>> 1221 Choose this option to build a kernel for release 1 or later of the
>> 1222 MIPS32 architecture. Most modern embedded systems with a 32-bit
>> 1223 MIPS processor are based on a MIPS32 processor. If you know the
>> 1224 specific type of processor in your system, choose those that one
>> 1225 otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system.
>> 1226 Release 2 of the MIPS32 architecture is available since several
>> 1227 years so chances are you even have a MIPS32 Release 2 processor
>> 1228 in which case you should choose CPU_MIPS32_R2 instead for better
>> 1229 performance.
>> 1230
>> 1231 config CPU_MIPS32_R2
>> 1232 bool "MIPS32 Release 2"
>> 1233 depends on SYS_HAS_CPU_MIPS32_R2
>> 1234 select CPU_HAS_PREFETCH
>> 1235 select CPU_SUPPORTS_32BIT_KERNEL
>> 1236 select CPU_SUPPORTS_HIGHMEM
>> 1237 select HAVE_KVM
>> 1238 help
>> 1239 Choose this option to build a kernel for release 2 or later of the
>> 1240 MIPS32 architecture. Most modern embedded systems with a 32-bit
>> 1241 MIPS processor are based on a MIPS32 processor. If you know the
>> 1242 specific type of processor in your system, choose those that one
>> 1243 otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system.
>> 1244
>> 1245 config CPU_MIPS64_R1
>> 1246 bool "MIPS64 Release 1"
>> 1247 depends on SYS_HAS_CPU_MIPS64_R1
>> 1248 select CPU_HAS_PREFETCH
>> 1249 select CPU_SUPPORTS_32BIT_KERNEL
>> 1250 select CPU_SUPPORTS_64BIT_KERNEL
>> 1251 select CPU_SUPPORTS_HIGHMEM
>> 1252 select CPU_SUPPORTS_HUGEPAGES
>> 1253 help
>> 1254 Choose this option to build a kernel for release 1 or later of the
>> 1255 MIPS64 architecture. Many modern embedded systems with a 64-bit
>> 1256 MIPS processor are based on a MIPS64 processor. If you know the
>> 1257 specific type of processor in your system, choose those that one
>> 1258 otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system.
>> 1259 Release 2 of the MIPS64 architecture is available since several
>> 1260 years so chances are you even have a MIPS64 Release 2 processor
>> 1261 in which case you should choose CPU_MIPS64_R2 instead for better
>> 1262 performance.
>> 1263
>> 1264 config CPU_MIPS64_R2
>> 1265 bool "MIPS64 Release 2"
>> 1266 depends on SYS_HAS_CPU_MIPS64_R2
>> 1267 select CPU_HAS_PREFETCH
>> 1268 select CPU_SUPPORTS_32BIT_KERNEL
>> 1269 select CPU_SUPPORTS_64BIT_KERNEL
>> 1270 select CPU_SUPPORTS_HIGHMEM
>> 1271 select CPU_SUPPORTS_HUGEPAGES
>> 1272 help
>> 1273 Choose this option to build a kernel for release 2 or later of the
>> 1274 MIPS64 architecture. Many modern embedded systems with a 64-bit
>> 1275 MIPS processor are based on a MIPS64 processor. If you know the
>> 1276 specific type of processor in your system, choose those that one
>> 1277 otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system.
>> 1278
>> 1279 config CPU_R3000
>> 1280 bool "R3000"
>> 1281 depends on SYS_HAS_CPU_R3000
>> 1282 select CPU_HAS_WB
>> 1283 select CPU_SUPPORTS_32BIT_KERNEL
>> 1284 select CPU_SUPPORTS_HIGHMEM
>> 1285 help
>> 1286 Please make sure to pick the right CPU type. Linux/MIPS is not
>> 1287 designed to be generic, i.e. Kernels compiled for R3000 CPUs will
>> 1288 *not* work on R4000 machines and vice versa. However, since most
>> 1289 of the supported machines have an R4000 (or similar) CPU, R4x00
>> 1290 might be a safe bet. If the resulting kernel does not work,
>> 1291 try to recompile with R3000.
>> 1292
>> 1293 config CPU_TX39XX
>> 1294 bool "R39XX"
>> 1295 depends on SYS_HAS_CPU_TX39XX
>> 1296 select CPU_SUPPORTS_32BIT_KERNEL
>> 1297
>> 1298 config CPU_VR41XX
>> 1299 bool "R41xx"
>> 1300 depends on SYS_HAS_CPU_VR41XX
>> 1301 select CPU_SUPPORTS_32BIT_KERNEL
>> 1302 select CPU_SUPPORTS_64BIT_KERNEL
>> 1303 help
>> 1304 The options selects support for the NEC VR4100 series of processors.
>> 1305 Only choose this option if you have one of these processors as a
>> 1306 kernel built with this option will not run on any other type of
>> 1307 processor or vice versa.
>> 1308
>> 1309 config CPU_R4300
>> 1310 bool "R4300"
>> 1311 depends on SYS_HAS_CPU_R4300
>> 1312 select CPU_SUPPORTS_32BIT_KERNEL
>> 1313 select CPU_SUPPORTS_64BIT_KERNEL
>> 1314 help
>> 1315 MIPS Technologies R4300-series processors.
>> 1316
>> 1317 config CPU_R4X00
>> 1318 bool "R4x00"
>> 1319 depends on SYS_HAS_CPU_R4X00
>> 1320 select CPU_SUPPORTS_32BIT_KERNEL
>> 1321 select CPU_SUPPORTS_64BIT_KERNEL
>> 1322 select CPU_SUPPORTS_HUGEPAGES
>> 1323 help
>> 1324 MIPS Technologies R4000-series processors other than 4300, including
>> 1325 the R4000, R4400, R4600, and 4700.
>> 1326
>> 1327 config CPU_TX49XX
>> 1328 bool "R49XX"
>> 1329 depends on SYS_HAS_CPU_TX49XX
>> 1330 select CPU_HAS_PREFETCH
>> 1331 select CPU_SUPPORTS_32BIT_KERNEL
>> 1332 select CPU_SUPPORTS_64BIT_KERNEL
>> 1333 select CPU_SUPPORTS_HUGEPAGES
>> 1334
>> 1335 config CPU_R5000
>> 1336 bool "R5000"
>> 1337 depends on SYS_HAS_CPU_R5000
>> 1338 select CPU_SUPPORTS_32BIT_KERNEL
>> 1339 select CPU_SUPPORTS_64BIT_KERNEL
>> 1340 select CPU_SUPPORTS_HUGEPAGES
113 help 1341 help
114 Select this if your implementation h !! 1342 MIPS Technologies R5000-series processors other than the Nevada.
115 1343
116 config OPENRISC_HAVE_INST_DIV !! 1344 config CPU_R5432
117 bool "Have instruction l.div for hardw !! 1345 bool "R5432"
>> 1346 depends on SYS_HAS_CPU_R5432
>> 1347 select CPU_SUPPORTS_32BIT_KERNEL
>> 1348 select CPU_SUPPORTS_64BIT_KERNEL
>> 1349 select CPU_SUPPORTS_HUGEPAGES
>> 1350
>> 1351 config CPU_R5500
>> 1352 bool "R5500"
>> 1353 depends on SYS_HAS_CPU_R5500
>> 1354 select CPU_SUPPORTS_32BIT_KERNEL
>> 1355 select CPU_SUPPORTS_64BIT_KERNEL
>> 1356 select CPU_SUPPORTS_HUGEPAGES
>> 1357 help
>> 1358 NEC VR5500 and VR5500A series processors implement 64-bit MIPS IV
>> 1359 instruction set.
>> 1360
>> 1361 config CPU_R6000
>> 1362 bool "R6000"
>> 1363 depends on SYS_HAS_CPU_R6000
>> 1364 select CPU_SUPPORTS_32BIT_KERNEL
>> 1365 help
>> 1366 MIPS Technologies R6000 and R6000A series processors. Note these
>> 1367 processors are extremely rare and the support for them is incomplete.
>> 1368
>> 1369 config CPU_NEVADA
>> 1370 bool "RM52xx"
>> 1371 depends on SYS_HAS_CPU_NEVADA
>> 1372 select CPU_SUPPORTS_32BIT_KERNEL
>> 1373 select CPU_SUPPORTS_64BIT_KERNEL
>> 1374 select CPU_SUPPORTS_HUGEPAGES
>> 1375 help
>> 1376 QED / PMC-Sierra RM52xx-series ("Nevada") processors.
>> 1377
>> 1378 config CPU_R8000
>> 1379 bool "R8000"
>> 1380 depends on SYS_HAS_CPU_R8000
>> 1381 select CPU_HAS_PREFETCH
>> 1382 select CPU_SUPPORTS_64BIT_KERNEL
>> 1383 help
>> 1384 MIPS Technologies R8000 processors. Note these processors are
>> 1385 uncommon and the support for them is incomplete.
>> 1386
>> 1387 config CPU_R10000
>> 1388 bool "R10000"
>> 1389 depends on SYS_HAS_CPU_R10000
>> 1390 select CPU_HAS_PREFETCH
>> 1391 select CPU_SUPPORTS_32BIT_KERNEL
>> 1392 select CPU_SUPPORTS_64BIT_KERNEL
>> 1393 select CPU_SUPPORTS_HIGHMEM
>> 1394 select CPU_SUPPORTS_HUGEPAGES
>> 1395 help
>> 1396 MIPS Technologies R10000-series processors.
>> 1397
>> 1398 config CPU_RM7000
>> 1399 bool "RM7000"
>> 1400 depends on SYS_HAS_CPU_RM7000
>> 1401 select CPU_HAS_PREFETCH
>> 1402 select CPU_SUPPORTS_32BIT_KERNEL
>> 1403 select CPU_SUPPORTS_64BIT_KERNEL
>> 1404 select CPU_SUPPORTS_HIGHMEM
>> 1405 select CPU_SUPPORTS_HUGEPAGES
>> 1406
>> 1407 config CPU_SB1
>> 1408 bool "SB1"
>> 1409 depends on SYS_HAS_CPU_SB1
>> 1410 select CPU_SUPPORTS_32BIT_KERNEL
>> 1411 select CPU_SUPPORTS_64BIT_KERNEL
>> 1412 select CPU_SUPPORTS_HIGHMEM
>> 1413 select CPU_SUPPORTS_HUGEPAGES
>> 1414 select WEAK_ORDERING
>> 1415
>> 1416 config CPU_CAVIUM_OCTEON
>> 1417 bool "Cavium Octeon processor"
>> 1418 depends on SYS_HAS_CPU_CAVIUM_OCTEON
>> 1419 select ARCH_SPARSEMEM_ENABLE
>> 1420 select CPU_HAS_PREFETCH
>> 1421 select CPU_SUPPORTS_64BIT_KERNEL
>> 1422 select SYS_SUPPORTS_SMP
>> 1423 select NR_CPUS_DEFAULT_16
>> 1424 select WEAK_ORDERING
>> 1425 select CPU_SUPPORTS_HIGHMEM
>> 1426 select CPU_SUPPORTS_HUGEPAGES
>> 1427 select LIBFDT
>> 1428 select USE_OF
>> 1429 select USB_EHCI_BIG_ENDIAN_MMIO
>> 1430 help
>> 1431 The Cavium Octeon processor is a highly integrated chip containing
>> 1432 many ethernet hardware widgets for networking tasks. The processor
>> 1433 can have up to 16 Mips64v2 cores and 8 integrated gigabit ethernets.
>> 1434 Full details can be found at http://www.caviumnetworks.com.
>> 1435
>> 1436 config CPU_BMIPS3300
>> 1437 bool "BMIPS3300"
>> 1438 depends on SYS_HAS_CPU_BMIPS3300
>> 1439 select CPU_BMIPS
>> 1440 help
>> 1441 Broadcom BMIPS3300 processors.
>> 1442
>> 1443 config CPU_BMIPS4350
>> 1444 bool "BMIPS4350"
>> 1445 depends on SYS_HAS_CPU_BMIPS4350
>> 1446 select CPU_BMIPS
>> 1447 select SYS_SUPPORTS_SMP
>> 1448 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1449 help
>> 1450 Broadcom BMIPS4350 ("VIPER") processors.
>> 1451
>> 1452 config CPU_BMIPS4380
>> 1453 bool "BMIPS4380"
>> 1454 depends on SYS_HAS_CPU_BMIPS4380
>> 1455 select CPU_BMIPS
>> 1456 select SYS_SUPPORTS_SMP
>> 1457 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1458 help
>> 1459 Broadcom BMIPS4380 processors.
>> 1460
>> 1461 config CPU_BMIPS5000
>> 1462 bool "BMIPS5000"
>> 1463 depends on SYS_HAS_CPU_BMIPS5000
>> 1464 select CPU_BMIPS
>> 1465 select CPU_SUPPORTS_HIGHMEM
>> 1466 select MIPS_CPU_SCACHE
>> 1467 select SYS_SUPPORTS_SMP
>> 1468 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1469 help
>> 1470 Broadcom BMIPS5000 processors.
>> 1471
>> 1472 config CPU_XLR
>> 1473 bool "Netlogic XLR SoC"
>> 1474 depends on SYS_HAS_CPU_XLR
>> 1475 select CPU_SUPPORTS_32BIT_KERNEL
>> 1476 select CPU_SUPPORTS_64BIT_KERNEL
>> 1477 select CPU_SUPPORTS_HIGHMEM
>> 1478 select CPU_SUPPORTS_HUGEPAGES
>> 1479 select WEAK_ORDERING
>> 1480 select WEAK_REORDERING_BEYOND_LLSC
>> 1481 help
>> 1482 Netlogic Microsystems XLR/XLS processors.
>> 1483
>> 1484 config CPU_XLP
>> 1485 bool "Netlogic XLP SoC"
>> 1486 depends on SYS_HAS_CPU_XLP
>> 1487 select CPU_SUPPORTS_32BIT_KERNEL
>> 1488 select CPU_SUPPORTS_64BIT_KERNEL
>> 1489 select CPU_SUPPORTS_HIGHMEM
>> 1490 select WEAK_ORDERING
>> 1491 select WEAK_REORDERING_BEYOND_LLSC
>> 1492 select CPU_HAS_PREFETCH
>> 1493 select CPU_MIPSR2
>> 1494 help
>> 1495 Netlogic Microsystems XLP processors.
>> 1496 endchoice
>> 1497
>> 1498 if CPU_LOONGSON2F
>> 1499 config CPU_NOP_WORKAROUNDS
>> 1500 bool
>> 1501
>> 1502 config CPU_JUMP_WORKAROUNDS
>> 1503 bool
>> 1504
>> 1505 config CPU_LOONGSON2F_WORKAROUNDS
>> 1506 bool "Loongson 2F Workarounds"
118 default y 1507 default y
>> 1508 select CPU_NOP_WORKAROUNDS
>> 1509 select CPU_JUMP_WORKAROUNDS
119 help 1510 help
120 Select this if your implementation h !! 1511 Loongson 2F01 / 2F02 processors have the NOP & JUMP issues which
>> 1512 require workarounds. Without workarounds the system may hang
>> 1513 unexpectedly. For more information please refer to the gas
>> 1514 -mfix-loongson2f-nop and -mfix-loongson2f-jump options.
121 1515
122 config OPENRISC_HAVE_INST_CMOV !! 1516 Loongson 2F03 and later have fixed these issues and no workarounds
123 bool "Have instruction l.cmov for cond !! 1517 are needed. The workarounds have no significant side effect on them
124 default n !! 1518 but may decrease the performance of the system so this option should
>> 1519 be disabled unless the kernel is intended to be run on 2F01 or 2F02
>> 1520 systems.
>> 1521
>> 1522 If unsure, please say Y.
>> 1523 endif # CPU_LOONGSON2F
>> 1524
>> 1525 config SYS_SUPPORTS_ZBOOT
>> 1526 bool
>> 1527 select HAVE_KERNEL_GZIP
>> 1528 select HAVE_KERNEL_BZIP2
>> 1529 select HAVE_KERNEL_LZMA
>> 1530 select HAVE_KERNEL_LZO
>> 1531
>> 1532 config SYS_SUPPORTS_ZBOOT_UART16550
>> 1533 bool
>> 1534 select SYS_SUPPORTS_ZBOOT
>> 1535
>> 1536 config CPU_LOONGSON2
>> 1537 bool
>> 1538 select CPU_SUPPORTS_32BIT_KERNEL
>> 1539 select CPU_SUPPORTS_64BIT_KERNEL
>> 1540 select CPU_SUPPORTS_HIGHMEM
>> 1541 select CPU_SUPPORTS_HUGEPAGES
>> 1542
>> 1543 config CPU_LOONGSON1
>> 1544 bool
>> 1545 select CPU_MIPS32
>> 1546 select CPU_MIPSR2
>> 1547 select CPU_HAS_PREFETCH
>> 1548 select CPU_SUPPORTS_32BIT_KERNEL
>> 1549 select CPU_SUPPORTS_HIGHMEM
>> 1550
>> 1551 config CPU_BMIPS
>> 1552 bool
>> 1553 select CPU_MIPS32
>> 1554 select CPU_SUPPORTS_32BIT_KERNEL
>> 1555 select DMA_NONCOHERENT
>> 1556 select IRQ_CPU
>> 1557 select SWAP_IO_SPACE
>> 1558 select WEAK_ORDERING
>> 1559
>> 1560 config SYS_HAS_CPU_LOONGSON2E
>> 1561 bool
>> 1562
>> 1563 config SYS_HAS_CPU_LOONGSON2F
>> 1564 bool
>> 1565 select CPU_SUPPORTS_CPUFREQ
>> 1566 select CPU_SUPPORTS_ADDRWINCFG if 64BIT
>> 1567 select CPU_SUPPORTS_UNCACHED_ACCELERATED
>> 1568
>> 1569 config SYS_HAS_CPU_LOONGSON1B
>> 1570 bool
>> 1571
>> 1572 config SYS_HAS_CPU_MIPS32_R1
>> 1573 bool
>> 1574
>> 1575 config SYS_HAS_CPU_MIPS32_R2
>> 1576 bool
>> 1577
>> 1578 config SYS_HAS_CPU_MIPS64_R1
>> 1579 bool
>> 1580
>> 1581 config SYS_HAS_CPU_MIPS64_R2
>> 1582 bool
>> 1583
>> 1584 config SYS_HAS_CPU_R3000
>> 1585 bool
>> 1586
>> 1587 config SYS_HAS_CPU_TX39XX
>> 1588 bool
>> 1589
>> 1590 config SYS_HAS_CPU_VR41XX
>> 1591 bool
>> 1592
>> 1593 config SYS_HAS_CPU_R4300
>> 1594 bool
>> 1595
>> 1596 config SYS_HAS_CPU_R4X00
>> 1597 bool
>> 1598
>> 1599 config SYS_HAS_CPU_TX49XX
>> 1600 bool
>> 1601
>> 1602 config SYS_HAS_CPU_R5000
>> 1603 bool
>> 1604
>> 1605 config SYS_HAS_CPU_R5432
>> 1606 bool
>> 1607
>> 1608 config SYS_HAS_CPU_R5500
>> 1609 bool
>> 1610
>> 1611 config SYS_HAS_CPU_R6000
>> 1612 bool
>> 1613
>> 1614 config SYS_HAS_CPU_NEVADA
>> 1615 bool
>> 1616
>> 1617 config SYS_HAS_CPU_R8000
>> 1618 bool
>> 1619
>> 1620 config SYS_HAS_CPU_R10000
>> 1621 bool
>> 1622
>> 1623 config SYS_HAS_CPU_RM7000
>> 1624 bool
>> 1625
>> 1626 config SYS_HAS_CPU_SB1
>> 1627 bool
>> 1628
>> 1629 config SYS_HAS_CPU_CAVIUM_OCTEON
>> 1630 bool
>> 1631
>> 1632 config SYS_HAS_CPU_BMIPS3300
>> 1633 bool
>> 1634
>> 1635 config SYS_HAS_CPU_BMIPS4350
>> 1636 bool
>> 1637
>> 1638 config SYS_HAS_CPU_BMIPS4380
>> 1639 bool
>> 1640
>> 1641 config SYS_HAS_CPU_BMIPS5000
>> 1642 bool
>> 1643
>> 1644 config SYS_HAS_CPU_XLR
>> 1645 bool
>> 1646
>> 1647 config SYS_HAS_CPU_XLP
>> 1648 bool
>> 1649
>> 1650 #
>> 1651 # CPU may reorder R->R, R->W, W->R, W->W
>> 1652 # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
>> 1653 #
>> 1654 config WEAK_ORDERING
>> 1655 bool
>> 1656
>> 1657 #
>> 1658 # CPU may reorder reads and writes beyond LL/SC
>> 1659 # CPU may reorder R->LL, R->LL, W->LL, W->LL, R->SC, R->SC, W->SC, W->SC
>> 1660 #
>> 1661 config WEAK_REORDERING_BEYOND_LLSC
>> 1662 bool
>> 1663 endmenu
>> 1664
>> 1665 #
>> 1666 # These two indicate any level of the MIPS32 and MIPS64 architecture
>> 1667 #
>> 1668 config CPU_MIPS32
>> 1669 bool
>> 1670 default y if CPU_MIPS32_R1 || CPU_MIPS32_R2
>> 1671
>> 1672 config CPU_MIPS64
>> 1673 bool
>> 1674 default y if CPU_MIPS64_R1 || CPU_MIPS64_R2
>> 1675
>> 1676 #
>> 1677 # These two indicate the revision of the architecture, either Release 1 or Release 2
>> 1678 #
>> 1679 config CPU_MIPSR1
>> 1680 bool
>> 1681 default y if CPU_MIPS32_R1 || CPU_MIPS64_R1
>> 1682
>> 1683 config CPU_MIPSR2
>> 1684 bool
>> 1685 default y if CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_CAVIUM_OCTEON
>> 1686
>> 1687 config SYS_SUPPORTS_32BIT_KERNEL
>> 1688 bool
>> 1689 config SYS_SUPPORTS_64BIT_KERNEL
>> 1690 bool
>> 1691 config CPU_SUPPORTS_32BIT_KERNEL
>> 1692 bool
>> 1693 config CPU_SUPPORTS_64BIT_KERNEL
>> 1694 bool
>> 1695 config CPU_SUPPORTS_CPUFREQ
>> 1696 bool
>> 1697 config CPU_SUPPORTS_ADDRWINCFG
>> 1698 bool
>> 1699 config CPU_SUPPORTS_HUGEPAGES
>> 1700 bool
>> 1701 config CPU_SUPPORTS_UNCACHED_ACCELERATED
>> 1702 bool
>> 1703 config MIPS_PGD_C0_CONTEXT
>> 1704 bool
>> 1705 default y if 64BIT && CPU_MIPSR2 && !CPU_XLP
>> 1706
>> 1707 #
>> 1708 # Set to y for ptrace access to watch registers.
>> 1709 #
>> 1710 config HARDWARE_WATCHPOINTS
>> 1711 bool
>> 1712 default y if CPU_MIPSR1 || CPU_MIPSR2
>> 1713
>> 1714 menu "Kernel type"
>> 1715
>> 1716 choice
>> 1717 prompt "Kernel code model"
>> 1718 help
>> 1719 You should only select this option if you have a workload that
>> 1720 actually benefits from 64-bit processing or if your machine has
>> 1721 large memory. You will only be presented a single option in this
>> 1722 menu if your system does not support both 32-bit and 64-bit kernels.
>> 1723
>> 1724 config 32BIT
>> 1725 bool "32-bit kernel"
>> 1726 depends on CPU_SUPPORTS_32BIT_KERNEL && SYS_SUPPORTS_32BIT_KERNEL
>> 1727 select TRAD_SIGNALS
>> 1728 help
>> 1729 Select this option if you want to build a 32-bit kernel.
>> 1730 config 64BIT
>> 1731 bool "64-bit kernel"
>> 1732 depends on CPU_SUPPORTS_64BIT_KERNEL && SYS_SUPPORTS_64BIT_KERNEL
125 help 1733 help
126 This config enables gcc to generate !! 1734 Select this option if you want to build a 64-bit kernel.
127 the kernel which in general will imp <<
128 binary size. <<
129 1735
130 Select this if your implementation h !! 1736 endchoice
131 l.cmov conistional move instruction. <<
132 1737
133 Say N if you are unsure. !! 1738 config KVM_GUEST
>> 1739 bool "KVM Guest Kernel"
>> 1740 help
>> 1741 Select this option if building a guest kernel for KVM (Trap & Emulate) mode
134 1742
135 config OPENRISC_HAVE_INST_ROR !! 1743 config KVM_HOST_FREQ
136 bool "Have instruction l.ror for rotat !! 1744 int "KVM Host Processor Frequency (MHz)"
137 default n !! 1745 depends on KVM_GUEST
>> 1746 default 500
>> 1747 help
>> 1748 Select this option if building a guest kernel for KVM to skip
>> 1749 RTC emulation when determining guest CPU Frequency. Instead, the guest
>> 1750 processor frequency is automatically derived from the host frequency.
>> 1751
>> 1752 choice
>> 1753 prompt "Kernel page size"
>> 1754 default PAGE_SIZE_4KB
>> 1755
>> 1756 config PAGE_SIZE_4KB
>> 1757 bool "4kB"
>> 1758 depends on !CPU_LOONGSON2
>> 1759 help
>> 1760 This option select the standard 4kB Linux page size. On some
>> 1761 R3000-family processors this is the only available page size. Using
>> 1762 4kB page size will minimize memory consumption and is therefore
>> 1763 recommended for low memory systems.
>> 1764
>> 1765 config PAGE_SIZE_8KB
>> 1766 bool "8kB"
>> 1767 depends on CPU_R8000 || CPU_CAVIUM_OCTEON
>> 1768 help
>> 1769 Using 8kB page size will result in higher performance kernel at
>> 1770 the price of higher memory consumption. This option is available
>> 1771 only on R8000 and cnMIPS processors. Note that you will need a
>> 1772 suitable Linux distribution to support this.
>> 1773
>> 1774 config PAGE_SIZE_16KB
>> 1775 bool "16kB"
>> 1776 depends on !CPU_R3000 && !CPU_TX39XX
>> 1777 help
>> 1778 Using 16kB page size will result in higher performance kernel at
>> 1779 the price of higher memory consumption. This option is available on
>> 1780 all non-R3000 family processors. Note that you will need a suitable
>> 1781 Linux distribution to support this.
>> 1782
>> 1783 config PAGE_SIZE_32KB
>> 1784 bool "32kB"
>> 1785 depends on CPU_CAVIUM_OCTEON
>> 1786 help
>> 1787 Using 32kB page size will result in higher performance kernel at
>> 1788 the price of higher memory consumption. This option is available
>> 1789 only on cnMIPS cores. Note that you will need a suitable Linux
>> 1790 distribution to support this.
>> 1791
>> 1792 config PAGE_SIZE_64KB
>> 1793 bool "64kB"
>> 1794 depends on !CPU_R3000 && !CPU_TX39XX
>> 1795 help
>> 1796 Using 64kB page size will result in higher performance kernel at
>> 1797 the price of higher memory consumption. This option is available on
>> 1798 all non-R3000 family processor. Not that at the time of this
>> 1799 writing this option is still high experimental.
>> 1800
>> 1801 endchoice
>> 1802
>> 1803 config FORCE_MAX_ZONEORDER
>> 1804 int "Maximum zone order"
>> 1805 range 14 64 if HUGETLB_PAGE && PAGE_SIZE_64KB
>> 1806 default "14" if HUGETLB_PAGE && PAGE_SIZE_64KB
>> 1807 range 13 64 if HUGETLB_PAGE && PAGE_SIZE_32KB
>> 1808 default "13" if HUGETLB_PAGE && PAGE_SIZE_32KB
>> 1809 range 12 64 if HUGETLB_PAGE && PAGE_SIZE_16KB
>> 1810 default "12" if HUGETLB_PAGE && PAGE_SIZE_16KB
>> 1811 range 11 64
>> 1812 default "11"
>> 1813 help
>> 1814 The kernel memory allocator divides physically contiguous memory
>> 1815 blocks into "zones", where each zone is a power of two number of
>> 1816 pages. This option selects the largest power of two that the kernel
>> 1817 keeps in the memory allocator. If you need to allocate very large
>> 1818 blocks of physically contiguous memory, then you may need to
>> 1819 increase this value.
>> 1820
>> 1821 This config option is actually maximum order plus one. For example,
>> 1822 a value of 11 means that the largest free memory block is 2^10 pages.
>> 1823
>> 1824 The page size is not necessarily 4KB. Keep this in mind
>> 1825 when choosing a value for this option.
>> 1826
>> 1827 config CEVT_GIC
>> 1828 bool "Use GIC global counter for clock events"
>> 1829 depends on IRQ_GIC && !(MIPS_SEAD3 || MIPS_MT_SMTC)
>> 1830 help
>> 1831 Use the GIC global counter for the clock events. The R4K clock
>> 1832 event driver is always present, so if the platform ends up not
>> 1833 detecting a GIC, it will fall back to the R4K timer for the
>> 1834 generation of clock events.
>> 1835
>> 1836 config BOARD_SCACHE
>> 1837 bool
>> 1838
>> 1839 config IP22_CPU_SCACHE
>> 1840 bool
>> 1841 select BOARD_SCACHE
>> 1842
>> 1843 #
>> 1844 # Support for a MIPS32 / MIPS64 style S-caches
>> 1845 #
>> 1846 config MIPS_CPU_SCACHE
>> 1847 bool
>> 1848 select BOARD_SCACHE
>> 1849
>> 1850 config R5000_CPU_SCACHE
>> 1851 bool
>> 1852 select BOARD_SCACHE
>> 1853
>> 1854 config RM7000_CPU_SCACHE
>> 1855 bool
>> 1856 select BOARD_SCACHE
>> 1857
>> 1858 config SIBYTE_DMA_PAGEOPS
>> 1859 bool "Use DMA to clear/copy pages"
>> 1860 depends on CPU_SB1
138 help 1861 help
139 This config enables gcc to generate !! 1862 Instead of using the CPU to zero and copy pages, use a Data Mover
140 the kernel which in general will imp !! 1863 channel. These DMA channels are otherwise unused by the standard
141 binary size. !! 1864 SiByte Linux port. Seems to give a small performance benefit.
>> 1865
>> 1866 config CPU_HAS_PREFETCH
>> 1867 bool
>> 1868
>> 1869 config CPU_GENERIC_DUMP_TLB
>> 1870 bool
>> 1871 default y if !(CPU_R3000 || CPU_R6000 || CPU_R8000 || CPU_TX39XX)
>> 1872
>> 1873 config CPU_R4K_FPU
>> 1874 bool
>> 1875 default y if !(CPU_R3000 || CPU_R6000 || CPU_TX39XX || CPU_CAVIUM_OCTEON)
>> 1876
>> 1877 config CPU_R4K_CACHE_TLB
>> 1878 bool
>> 1879 default y if !(CPU_R3000 || CPU_R8000 || CPU_SB1 || CPU_TX39XX || CPU_CAVIUM_OCTEON)
>> 1880
>> 1881 choice
>> 1882 prompt "MIPS MT options"
142 1883
143 Select this if your implementation h !! 1884 config MIPS_MT_DISABLED
144 l.ror rotate right instruction. !! 1885 bool "Disable multithreading support."
>> 1886 help
>> 1887 Use this option if your workload can't take advantage of
>> 1888 MIPS hardware multithreading support. On systems that don't have
>> 1889 the option of an MT-enabled processor this option will be the only
>> 1890 option in this menu.
>> 1891
>> 1892 config MIPS_MT_SMP
>> 1893 bool "Use 1 TC on each available VPE for SMP"
>> 1894 depends on SYS_SUPPORTS_MULTITHREADING
>> 1895 select CPU_MIPSR2_IRQ_VI
>> 1896 select CPU_MIPSR2_IRQ_EI
>> 1897 select MIPS_MT
>> 1898 select NR_CPUS_DEFAULT_2
>> 1899 select SMP
>> 1900 select SYS_SUPPORTS_SCHED_SMT if SMP
>> 1901 select SYS_SUPPORTS_SMP
>> 1902 select SMP_UP
>> 1903 select MIPS_PERF_SHARED_TC_COUNTERS
>> 1904 help
>> 1905 This is a kernel model which is known a VSMP but lately has been
>> 1906 marketesed into SMVP.
>> 1907 Virtual SMP uses the processor's VPEs to implement virtual
>> 1908 processors. In currently available configuration of the 34K processor
>> 1909 this allows for a dual processor. Both processors will share the same
>> 1910 primary caches; each will obtain the half of the TLB for it's own
>> 1911 exclusive use. For a layman this model can be described as similar to
>> 1912 what Intel calls Hyperthreading.
>> 1913
>> 1914 For further information see http://www.linux-mips.org/wiki/34K#VSMP
>> 1915
>> 1916 config MIPS_MT_SMTC
>> 1917 bool "SMTC: Use all TCs on all VPEs for SMP"
>> 1918 depends on CPU_MIPS32_R2
>> 1919 #depends on CPU_MIPS64_R2 # once there is hardware ...
>> 1920 depends on SYS_SUPPORTS_MULTITHREADING
>> 1921 select CPU_MIPSR2_IRQ_VI
>> 1922 select CPU_MIPSR2_IRQ_EI
>> 1923 select MIPS_MT
>> 1924 select NR_CPUS_DEFAULT_8
>> 1925 select SMP
>> 1926 select SYS_SUPPORTS_SMP
>> 1927 select SMP_UP
>> 1928 help
>> 1929 This is a kernel model which is known a SMTC or lately has been
>> 1930 marketesed into SMVP.
>> 1931 is presenting the available TC's of the core as processors to Linux.
>> 1932 On currently available 34K processors this means a Linux system will
>> 1933 see up to 5 processors. The implementation of the SMTC kernel differs
>> 1934 significantly from VSMP and cannot efficiently coexist in the same
>> 1935 kernel binary so the choice between VSMP and SMTC is a compile time
>> 1936 decision.
145 1937
146 Say N if you are unsure. !! 1938 For further information see http://www.linux-mips.org/wiki/34K#SMTC
147 1939
148 config OPENRISC_HAVE_INST_RORI !! 1940 endchoice
149 bool "Have instruction l.rori for rota !! 1941
>> 1942 config MIPS_MT
>> 1943 bool
>> 1944
>> 1945 config SCHED_SMT
>> 1946 bool "SMT (multithreading) scheduler support"
>> 1947 depends on SYS_SUPPORTS_SCHED_SMT
150 default n 1948 default n
151 help 1949 help
152 This config enables gcc to generate !! 1950 SMT scheduler support improves the CPU scheduler's decision making
153 the kernel which in general will imp !! 1951 when dealing with MIPS MT enabled cores at a cost of slightly
154 binary size. !! 1952 increased overhead in some places. If unsure say N here.
155 1953
156 Select this if your implementation h !! 1954 config SYS_SUPPORTS_SCHED_SMT
157 l.rori rotate right with immediate i !! 1955 bool
>> 1956
>> 1957 config SYS_SUPPORTS_MULTITHREADING
>> 1958 bool
>> 1959
>> 1960 config MIPS_MT_FPAFF
>> 1961 bool "Dynamic FPU affinity for FP-intensive threads"
>> 1962 default y
>> 1963 depends on MIPS_MT_SMP || MIPS_MT_SMTC
158 1964
159 Say N if you are unsure. !! 1965 config MIPS_VPE_LOADER
>> 1966 bool "VPE loader support."
>> 1967 depends on SYS_SUPPORTS_MULTITHREADING
>> 1968 select CPU_MIPSR2_IRQ_VI
>> 1969 select CPU_MIPSR2_IRQ_EI
>> 1970 select MIPS_MT
>> 1971 help
>> 1972 Includes a loader for loading an elf relocatable object
>> 1973 onto another VPE and running it.
160 1974
161 config OPENRISC_HAVE_INST_SEXT !! 1975 config MIPS_MT_SMTC_IM_BACKSTOP
162 bool "Have instructions l.ext* for sig !! 1976 bool "Use per-TC register bits as backstop for inhibited IM bits"
>> 1977 depends on MIPS_MT_SMTC
>> 1978 default n
>> 1979 help
>> 1980 To support multiple TC microthreads acting as "CPUs" within
>> 1981 a VPE, VPE-wide interrupt mask bits must be specially manipulated
>> 1982 during interrupt handling. To support legacy drivers and interrupt
>> 1983 controller management code, SMTC has a "backstop" to track and
>> 1984 if necessary restore the interrupt mask. This has some performance
>> 1985 impact on interrupt service overhead.
>> 1986
>> 1987 config MIPS_MT_SMTC_IRQAFF
>> 1988 bool "Support IRQ affinity API"
>> 1989 depends on MIPS_MT_SMTC
163 default n 1990 default n
164 help 1991 help
165 This config enables gcc to generate !! 1992 Enables SMP IRQ affinity API (/proc/irq/*/smp_affinity, etc.)
166 the kernel which in general will imp !! 1993 for SMTC Linux kernel. Requires platform support, of which
167 binary size. !! 1994 an example can be found in the MIPS kernel i8259 and Malta
>> 1995 platform code. Adds some overhead to interrupt dispatch, and
>> 1996 should be used only if you know what you are doing.
>> 1997
>> 1998 config MIPS_VPE_LOADER_TOM
>> 1999 bool "Load VPE program into memory hidden from linux"
>> 2000 depends on MIPS_VPE_LOADER
>> 2001 default y
>> 2002 help
>> 2003 The loader can use memory that is present but has been hidden from
>> 2004 Linux using the kernel command line option "mem=xxMB". It's up to
>> 2005 you to ensure the amount you put in the option and the space your
>> 2006 program requires is less or equal to the amount physically present.
>> 2007
>> 2008 # this should possibly be in drivers/char, but it is rather cpu related. Hmmm
>> 2009 config MIPS_VPE_APSP_API
>> 2010 bool "Enable support for AP/SP API (RTLX)"
>> 2011 depends on MIPS_VPE_LOADER
>> 2012 help
168 2013
169 Select this if your implementation h !! 2014 config MIPS_CMP
170 l.exths, l.extbs, l.exthz and l.extb !! 2015 bool "MIPS CMP framework support"
>> 2016 depends on SYS_SUPPORTS_MIPS_CMP
>> 2017 select SYNC_R4K
>> 2018 select SYS_SUPPORTS_SMP
>> 2019 select SYS_SUPPORTS_SCHED_SMT if SMP
>> 2020 select WEAK_ORDERING
>> 2021 default n
>> 2022 help
>> 2023 This is a placeholder option for the GCMP work. It will need to
>> 2024 be handled differently...
171 2025
172 Say N if you are unsure. !! 2026 config SB1_PASS_1_WORKAROUNDS
>> 2027 bool
>> 2028 depends on CPU_SB1_PASS_1
>> 2029 default y
173 2030
174 endmenu !! 2031 config SB1_PASS_2_WORKAROUNDS
>> 2032 bool
>> 2033 depends on CPU_SB1 && (CPU_SB1_PASS_2_2 || CPU_SB1_PASS_2)
>> 2034 default y
175 2035
176 config NR_CPUS !! 2036 config SB1_PASS_2_1_WORKAROUNDS
177 int "Maximum number of CPUs (2-32)" !! 2037 bool
178 range 2 32 !! 2038 depends on CPU_SB1 && CPU_SB1_PASS_2
179 depends on SMP !! 2039 default y
180 default "2" !! 2040
>> 2041
>> 2042 config 64BIT_PHYS_ADDR
>> 2043 bool
>> 2044
>> 2045 config ARCH_PHYS_ADDR_T_64BIT
>> 2046 def_bool 64BIT_PHYS_ADDR
>> 2047
>> 2048 config CPU_HAS_SMARTMIPS
>> 2049 depends on SYS_SUPPORTS_SMARTMIPS
>> 2050 bool "Support for the SmartMIPS ASE"
>> 2051 help
>> 2052 SmartMIPS is a extension of the MIPS32 architecture aimed at
>> 2053 increased security at both hardware and software level for
>> 2054 smartcards. Enabling this option will allow proper use of the
>> 2055 SmartMIPS instructions by Linux applications. However a kernel with
>> 2056 this option will not work on a MIPS core without SmartMIPS core. If
>> 2057 you don't know you probably don't have SmartMIPS and should say N
>> 2058 here.
>> 2059
>> 2060 config CPU_MICROMIPS
>> 2061 depends on SYS_SUPPORTS_MICROMIPS
>> 2062 bool "Build kernel using microMIPS ISA"
>> 2063 help
>> 2064 When this option is enabled the kernel will be built using the
>> 2065 microMIPS ISA
>> 2066
>> 2067 config CPU_HAS_WB
>> 2068 bool
>> 2069
>> 2070 config XKS01
>> 2071 bool
>> 2072
>> 2073 #
>> 2074 # Vectored interrupt mode is an R2 feature
>> 2075 #
>> 2076 config CPU_MIPSR2_IRQ_VI
>> 2077 bool
>> 2078
>> 2079 #
>> 2080 # Extended interrupt mode is an R2 feature
>> 2081 #
>> 2082 config CPU_MIPSR2_IRQ_EI
>> 2083 bool
>> 2084
>> 2085 config CPU_HAS_SYNC
>> 2086 bool
>> 2087 depends on !CPU_R3000
>> 2088 default y
>> 2089
>> 2090 #
>> 2091 # CPU non-features
>> 2092 #
>> 2093 config CPU_DADDI_WORKAROUNDS
>> 2094 bool
>> 2095
>> 2096 config CPU_R4000_WORKAROUNDS
>> 2097 bool
>> 2098 select CPU_R4400_WORKAROUNDS
>> 2099
>> 2100 config CPU_R4400_WORKAROUNDS
>> 2101 bool
>> 2102
>> 2103 #
>> 2104 # - Highmem only makes sense for the 32-bit kernel.
>> 2105 # - The current highmem code will only work properly on physically indexed
>> 2106 # caches such as R3000, SB1, R7000 or those that look like they're virtually
>> 2107 # indexed such as R4000/R4400 SC and MC versions or R10000. So for the
>> 2108 # moment we protect the user and offer the highmem option only on machines
>> 2109 # where it's known to be safe. This will not offer highmem on a few systems
>> 2110 # such as MIPS32 and MIPS64 CPUs which may have virtual and physically
>> 2111 # indexed CPUs but we're playing safe.
>> 2112 # - We use SYS_SUPPORTS_HIGHMEM to offer highmem only for systems where we
>> 2113 # know they might have memory configurations that could make use of highmem
>> 2114 # support.
>> 2115 #
>> 2116 config HIGHMEM
>> 2117 bool "High Memory Support"
>> 2118 depends on 32BIT && CPU_SUPPORTS_HIGHMEM && SYS_SUPPORTS_HIGHMEM
>> 2119
>> 2120 config CPU_SUPPORTS_HIGHMEM
>> 2121 bool
>> 2122
>> 2123 config SYS_SUPPORTS_HIGHMEM
>> 2124 bool
>> 2125
>> 2126 config SYS_SUPPORTS_SMARTMIPS
>> 2127 bool
>> 2128
>> 2129 config SYS_SUPPORTS_MICROMIPS
>> 2130 bool
>> 2131
>> 2132 config ARCH_FLATMEM_ENABLE
>> 2133 def_bool y
>> 2134 depends on !NUMA && !CPU_LOONGSON2
>> 2135
>> 2136 config ARCH_DISCONTIGMEM_ENABLE
>> 2137 bool
>> 2138 default y if SGI_IP27
>> 2139 help
>> 2140 Say Y to support efficient handling of discontiguous physical memory,
>> 2141 for architectures which are either NUMA (Non-Uniform Memory Access)
>> 2142 or have huge holes in the physical address space for other reasons.
>> 2143 See <file:Documentation/vm/numa> for more.
>> 2144
>> 2145 config ARCH_SPARSEMEM_ENABLE
>> 2146 bool
>> 2147 select SPARSEMEM_STATIC
>> 2148
>> 2149 config NUMA
>> 2150 bool "NUMA Support"
>> 2151 depends on SYS_SUPPORTS_NUMA
>> 2152 help
>> 2153 Say Y to compile the kernel to support NUMA (Non-Uniform Memory
>> 2154 Access). This option improves performance on systems with more
>> 2155 than two nodes; on two node systems it is generally better to
>> 2156 leave it disabled; on single node systems disable this option
>> 2157 disabled.
>> 2158
>> 2159 config SYS_SUPPORTS_NUMA
>> 2160 bool
>> 2161
>> 2162 config NODES_SHIFT
>> 2163 int
>> 2164 default "6"
>> 2165 depends on NEED_MULTIPLE_NODES
>> 2166
>> 2167 config HW_PERF_EVENTS
>> 2168 bool "Enable hardware performance counter support for perf events"
>> 2169 depends on PERF_EVENTS && !MIPS_MT_SMTC && OPROFILE=n && (CPU_MIPS32 || CPU_MIPS64 || CPU_R10000 || CPU_SB1 || CPU_CAVIUM_OCTEON || CPU_XLP)
>> 2170 default y
>> 2171 help
>> 2172 Enable hardware performance counter support for perf events. If
>> 2173 disabled, perf events will use software events only.
>> 2174
>> 2175 source "mm/Kconfig"
181 2176
182 config SMP 2177 config SMP
183 bool "Symmetric Multi-Processing suppo !! 2178 bool "Multi-Processing support"
>> 2179 depends on SYS_SUPPORTS_SMP
>> 2180 select USE_GENERIC_SMP_HELPERS
184 help 2181 help
185 This enables support for systems wit 2182 This enables support for systems with more than one CPU. If you have
186 a system with only one CPU, say N. I !! 2183 a system with only one CPU, like most personal computers, say N. If
187 than one CPU, say Y. !! 2184 you have a system with more than one CPU, say Y.
>> 2185
>> 2186 If you say N here, the kernel will run on single and multiprocessor
>> 2187 machines, but will use only one CPU of a multiprocessor machine. If
>> 2188 you say Y here, the kernel will run on many, but not all,
>> 2189 singleprocessor machines. On a singleprocessor machine, the kernel
>> 2190 will run faster if you say N here.
>> 2191
>> 2192 People using multiprocessor machines who say Y here should also say
>> 2193 Y to "Enhanced Real Time Clock Support", below.
>> 2194
>> 2195 See also the SMP-HOWTO available at
>> 2196 <http://www.tldp.org/docs.html#howto>.
188 2197
189 If you don't know what to do here, s 2198 If you don't know what to do here, say N.
190 2199
191 config FPU !! 2200 config SMP_UP
192 bool "FPU support" !! 2201 bool
>> 2202
>> 2203 config SYS_SUPPORTS_MIPS_CMP
>> 2204 bool
>> 2205
>> 2206 config SYS_SUPPORTS_SMP
>> 2207 bool
>> 2208
>> 2209 config NR_CPUS_DEFAULT_1
>> 2210 bool
>> 2211
>> 2212 config NR_CPUS_DEFAULT_2
>> 2213 bool
>> 2214
>> 2215 config NR_CPUS_DEFAULT_4
>> 2216 bool
>> 2217
>> 2218 config NR_CPUS_DEFAULT_8
>> 2219 bool
>> 2220
>> 2221 config NR_CPUS_DEFAULT_16
>> 2222 bool
>> 2223
>> 2224 config NR_CPUS_DEFAULT_32
>> 2225 bool
>> 2226
>> 2227 config NR_CPUS_DEFAULT_64
>> 2228 bool
>> 2229
>> 2230 config NR_CPUS
>> 2231 int "Maximum number of CPUs (2-64)"
>> 2232 range 1 64 if NR_CPUS_DEFAULT_1
>> 2233 depends on SMP
>> 2234 default "1" if NR_CPUS_DEFAULT_1
>> 2235 default "2" if NR_CPUS_DEFAULT_2
>> 2236 default "4" if NR_CPUS_DEFAULT_4
>> 2237 default "8" if NR_CPUS_DEFAULT_8
>> 2238 default "16" if NR_CPUS_DEFAULT_16
>> 2239 default "32" if NR_CPUS_DEFAULT_32
>> 2240 default "64" if NR_CPUS_DEFAULT_64
>> 2241 help
>> 2242 This allows you to specify the maximum number of CPUs which this
>> 2243 kernel will support. The maximum supported value is 32 for 32-bit
>> 2244 kernel and 64 for 64-bit kernels; the minimum value which makes
>> 2245 sense is 1 for Qemu (useful only for kernel debugging purposes)
>> 2246 and 2 for all others.
>> 2247
>> 2248 This is purely to save memory - each supported CPU adds
>> 2249 approximately eight kilobytes to the kernel image. For best
>> 2250 performance should round up your number of processors to the next
>> 2251 power of two.
>> 2252
>> 2253 config MIPS_PERF_SHARED_TC_COUNTERS
>> 2254 bool
>> 2255
>> 2256 #
>> 2257 # Timer Interrupt Frequency Configuration
>> 2258 #
>> 2259
>> 2260 choice
>> 2261 prompt "Timer frequency"
>> 2262 default HZ_250
>> 2263 help
>> 2264 Allows the configuration of the timer frequency.
>> 2265
>> 2266 config HZ_48
>> 2267 bool "48 HZ" if SYS_SUPPORTS_48HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2268
>> 2269 config HZ_100
>> 2270 bool "100 HZ" if SYS_SUPPORTS_100HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2271
>> 2272 config HZ_128
>> 2273 bool "128 HZ" if SYS_SUPPORTS_128HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2274
>> 2275 config HZ_250
>> 2276 bool "250 HZ" if SYS_SUPPORTS_250HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2277
>> 2278 config HZ_256
>> 2279 bool "256 HZ" if SYS_SUPPORTS_256HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2280
>> 2281 config HZ_1000
>> 2282 bool "1000 HZ" if SYS_SUPPORTS_1000HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2283
>> 2284 config HZ_1024
>> 2285 bool "1024 HZ" if SYS_SUPPORTS_1024HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2286
>> 2287 endchoice
>> 2288
>> 2289 config SYS_SUPPORTS_48HZ
>> 2290 bool
>> 2291
>> 2292 config SYS_SUPPORTS_100HZ
>> 2293 bool
>> 2294
>> 2295 config SYS_SUPPORTS_128HZ
>> 2296 bool
>> 2297
>> 2298 config SYS_SUPPORTS_250HZ
>> 2299 bool
>> 2300
>> 2301 config SYS_SUPPORTS_256HZ
>> 2302 bool
>> 2303
>> 2304 config SYS_SUPPORTS_1000HZ
>> 2305 bool
>> 2306
>> 2307 config SYS_SUPPORTS_1024HZ
>> 2308 bool
>> 2309
>> 2310 config SYS_SUPPORTS_ARBIT_HZ
>> 2311 bool
>> 2312 default y if !SYS_SUPPORTS_48HZ && !SYS_SUPPORTS_100HZ && \
>> 2313 !SYS_SUPPORTS_128HZ && !SYS_SUPPORTS_250HZ && \
>> 2314 !SYS_SUPPORTS_256HZ && !SYS_SUPPORTS_1000HZ && \
>> 2315 !SYS_SUPPORTS_1024HZ
>> 2316
>> 2317 config HZ
>> 2318 int
>> 2319 default 48 if HZ_48
>> 2320 default 100 if HZ_100
>> 2321 default 128 if HZ_128
>> 2322 default 250 if HZ_250
>> 2323 default 256 if HZ_256
>> 2324 default 1000 if HZ_1000
>> 2325 default 1024 if HZ_1024
>> 2326
>> 2327 source "kernel/Kconfig.preempt"
>> 2328
>> 2329 config KEXEC
>> 2330 bool "Kexec system call"
>> 2331 help
>> 2332 kexec is a system call that implements the ability to shutdown your
>> 2333 current kernel, and to start another kernel. It is like a reboot
>> 2334 but it is independent of the system firmware. And like a reboot
>> 2335 you can start any kernel with it, not just Linux.
>> 2336
>> 2337 The name comes from the similarity to the exec system call.
>> 2338
>> 2339 It is an ongoing process to be certain the hardware in a machine
>> 2340 is properly shutdown, so do not be surprised if this code does not
>> 2341 initially work for you. It may help to enable device hotplugging
>> 2342 support. As of this writing the exact hardware interface is
>> 2343 strongly in flux, so no good recommendation can be made.
>> 2344
>> 2345 config CRASH_DUMP
>> 2346 bool "Kernel crash dumps"
>> 2347 help
>> 2348 Generate crash dump after being started by kexec.
>> 2349 This should be normally only set in special crash dump kernels
>> 2350 which are loaded in the main kernel with kexec-tools into
>> 2351 a specially reserved region and then later executed after
>> 2352 a crash by kdump/kexec. The crash dump kernel must be compiled
>> 2353 to a memory address not used by the main kernel or firmware using
>> 2354 PHYSICAL_START.
>> 2355
>> 2356 config PHYSICAL_START
>> 2357 hex "Physical address where the kernel is loaded"
>> 2358 default "0xffffffff84000000" if 64BIT
>> 2359 default "0x84000000" if 32BIT
>> 2360 depends on CRASH_DUMP
>> 2361 help
>> 2362 This gives the CKSEG0 or KSEG0 address where the kernel is loaded.
>> 2363 If you plan to use kernel for capturing the crash dump change
>> 2364 this value to start of the reserved region (the "X" value as
>> 2365 specified in the "crashkernel=YM@XM" command line boot parameter
>> 2366 passed to the panic-ed kernel).
>> 2367
>> 2368 config SECCOMP
>> 2369 bool "Enable seccomp to safely compute untrusted bytecode"
>> 2370 depends on PROC_FS
193 default y 2371 default y
194 help 2372 help
195 Say N here if you want to disable al !! 2373 This kernel feature is useful for number crunching applications
196 in the kernel and reduce binary size !! 2374 that may need to compute untrusted bytecode during their
>> 2375 execution. By using pipes or other transports made available to
>> 2376 the process as file descriptors supporting the read/write
>> 2377 syscalls, it's possible to isolate those applications in
>> 2378 their own address space using seccomp. Once seccomp is
>> 2379 enabled via /proc/<pid>/seccomp, it cannot be disabled
>> 2380 and the task is only allowed to execute a few safe syscalls
>> 2381 defined by each seccomp mode.
197 2382
198 If you don't know what to do here, s !! 2383 If unsure, say Y. Only embedded should say N here.
199 2384
200 source "kernel/Kconfig.hz" !! 2385 config USE_OF
>> 2386 bool
>> 2387 select OF
>> 2388 select OF_EARLY_FLATTREE
>> 2389 select IRQ_DOMAIN
>> 2390
>> 2391 endmenu
201 2392
202 config OPENRISC_NO_SPR_SR_DSX !! 2393 config LOCKDEP_SUPPORT
203 bool "use SPR_SR_DSX software emulatio !! 2394 bool
>> 2395 default y
>> 2396
>> 2397 config STACKTRACE_SUPPORT
>> 2398 bool
204 default y 2399 default y
>> 2400
>> 2401 source "init/Kconfig"
>> 2402
>> 2403 source "kernel/Kconfig.freezer"
>> 2404
>> 2405 menu "Bus options (PCI, PCMCIA, EISA, ISA, TC)"
>> 2406
>> 2407 config HW_HAS_EISA
>> 2408 bool
>> 2409 config HW_HAS_PCI
>> 2410 bool
>> 2411
>> 2412 config PCI
>> 2413 bool "Support for PCI controller"
>> 2414 depends on HW_HAS_PCI
>> 2415 select PCI_DOMAINS
>> 2416 select NO_GENERIC_PCI_IOPORT_MAP
205 help 2417 help
206 SPR_SR_DSX bit is status register bi !! 2418 Find out whether you have a PCI motherboard. PCI is the name of a
207 the last exception has happened in d !! 2419 bus system, i.e. the way the CPU talks to the other stuff inside
>> 2420 your box. Other bus systems are ISA, EISA, or VESA. If you have PCI,
>> 2421 say Y, otherwise N.
>> 2422
>> 2423 config PCI_DOMAINS
>> 2424 bool
208 2425
209 OpenRISC architecture makes it optio !! 2426 source "drivers/pci/Kconfig"
210 in hardware and the OR1200 does not <<
211 2427
212 Say N here if you know that your Ope !! 2428 source "drivers/pci/pcie/Kconfig"
213 SPR_SR_DSX bit implemented. Say Y if !! 2429
>> 2430 #
>> 2431 # ISA support is now enabled via select. Too many systems still have the one
>> 2432 # or other ISA chip on the board that users don't know about so don't expect
>> 2433 # users to choose the right thing ...
>> 2434 #
>> 2435 config ISA
>> 2436 bool
214 2437
215 config OPENRISC_HAVE_SHADOW_GPRS !! 2438 config EISA
216 bool "Support for shadow gpr files" if !! 2439 bool "EISA support"
217 default y if SMP !! 2440 depends on HW_HAS_EISA
>> 2441 select ISA
>> 2442 select GENERIC_ISA_DMA
>> 2443 ---help---
>> 2444 The Extended Industry Standard Architecture (EISA) bus was
>> 2445 developed as an open alternative to the IBM MicroChannel bus.
>> 2446
>> 2447 The EISA bus provided some of the features of the IBM MicroChannel
>> 2448 bus while maintaining backward compatibility with cards made for
>> 2449 the older ISA bus. The EISA bus saw limited use between 1988 and
>> 2450 1995 when it was made obsolete by the PCI bus.
>> 2451
>> 2452 Say Y here if you are building a kernel for an EISA-based machine.
>> 2453
>> 2454 Otherwise, say N.
>> 2455
>> 2456 source "drivers/eisa/Kconfig"
>> 2457
>> 2458 config TC
>> 2459 bool "TURBOchannel support"
>> 2460 depends on MACH_DECSTATION
218 help 2461 help
219 Say Y here if your OpenRISC processo !! 2462 TURBOchannel is a DEC (now Compaq (now HP)) bus for Alpha and MIPS
220 register files. They will in such ca !! 2463 processors. TURBOchannel programming specifications are available
221 scratch reg storage on exception ent !! 2464 at:
>> 2465 <ftp://ftp.hp.com/pub/alphaserver/archive/triadd/>
>> 2466 and:
>> 2467 <http://www.computer-refuge.org/classiccmp/ftp.digital.com/pub/DEC/TriAdd/>
>> 2468 Linux driver support status is documented at:
>> 2469 <http://www.linux-mips.org/wiki/DECstation>
222 2470
223 On SMP systems, this feature is mand !! 2471 config MMU
224 On a unicore system it's safe to say !! 2472 bool
>> 2473 default y
225 2474
226 config CMDLINE !! 2475 config I8253
227 string "Default kernel command string" !! 2476 bool
228 default "" !! 2477 select CLKSRC_I8253
>> 2478 select CLKEVT_I8253
>> 2479 select MIPS_EXTERNAL_TIMER
>> 2480
>> 2481 config ZONE_DMA32
>> 2482 bool
>> 2483
>> 2484 source "drivers/pcmcia/Kconfig"
>> 2485
>> 2486 source "drivers/pci/hotplug/Kconfig"
>> 2487
>> 2488 config RAPIDIO
>> 2489 bool "RapidIO support"
>> 2490 depends on PCI
>> 2491 default n
229 help 2492 help
230 On some architectures there is curre !! 2493 If you say Y here, the kernel will include drivers and
231 to pass arguments to the kernel. For !! 2494 infrastructure code to support RapidIO interconnect devices.
232 supply some command-line options at <<
233 here. <<
234 2495
235 menu "Debugging options" !! 2496 source "drivers/rapidio/Kconfig"
236 2497
237 config JUMP_UPON_UNHANDLED_EXCEPTION !! 2498 endmenu
238 bool "Try to die gracefully" !! 2499
239 default y !! 2500 menu "Executable file formats"
>> 2501
>> 2502 source "fs/Kconfig.binfmt"
>> 2503
>> 2504 config TRAD_SIGNALS
>> 2505 bool
>> 2506
>> 2507 config MIPS32_COMPAT
>> 2508 bool "Kernel support for Linux/MIPS 32-bit binary compatibility"
>> 2509 depends on 64BIT
240 help 2510 help
241 Now this puts kernel into infinite l !! 2511 Select this option if you want Linux/MIPS 32-bit binary
242 your kernel crashes this doesn't hav !! 2512 compatibility. Since all software available for Linux/MIPS is
>> 2513 currently 32-bit you should say Y here.
>> 2514
>> 2515 config COMPAT
>> 2516 bool
>> 2517 depends on MIPS32_COMPAT
>> 2518 select ARCH_WANT_OLD_COMPAT_IPC
>> 2519 default y
243 2520
244 Say Y if you are unsure. !! 2521 config SYSVIPC_COMPAT
>> 2522 bool
>> 2523 depends on COMPAT && SYSVIPC
>> 2524 default y
245 2525
246 config OPENRISC_ESR_EXCEPTION_BUG_CHECK !! 2526 config MIPS32_O32
247 bool "Check for possible ESR exception !! 2527 bool "Kernel support for o32 binaries"
248 default n !! 2528 depends on MIPS32_COMPAT
249 help 2529 help
250 This option enables some checks that !! 2530 Select this option if you want to run o32 binaries. These are pure
251 in kernel. !! 2531 32-bit binaries as used by the 32-bit Linux/MIPS port. Most of
>> 2532 existing binaries are in this format.
>> 2533
>> 2534 If unsure, say Y.
>> 2535
>> 2536 config MIPS32_N32
>> 2537 bool "Kernel support for n32 binaries"
>> 2538 depends on MIPS32_COMPAT
>> 2539 help
>> 2540 Select this option if you want to run n32 binaries. These are
>> 2541 64-bit binaries using 32-bit quantities for addressing and certain
>> 2542 data that would normally be 64-bit. They are used in special
>> 2543 cases.
>> 2544
>> 2545 If unsure, say N.
>> 2546
>> 2547 config BINFMT_ELF32
>> 2548 bool
>> 2549 default y if MIPS32_O32 || MIPS32_N32
>> 2550
>> 2551 endmenu
252 2552
253 Say N if you are unsure. !! 2553 menu "Power management options"
>> 2554
>> 2555 config ARCH_HIBERNATION_POSSIBLE
>> 2556 def_bool y
>> 2557 depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP
>> 2558
>> 2559 config ARCH_SUSPEND_POSSIBLE
>> 2560 def_bool y
>> 2561 depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP
>> 2562
>> 2563 source "kernel/power/Kconfig"
254 2564
255 endmenu 2565 endmenu
256 2566
>> 2567 config MIPS_EXTERNAL_TIMER
>> 2568 bool
>> 2569
>> 2570 if CPU_SUPPORTS_CPUFREQ && MIPS_EXTERNAL_TIMER
>> 2571 menu "CPU Power Management"
>> 2572 source "drivers/cpufreq/Kconfig"
257 endmenu 2573 endmenu
>> 2574 endif
>> 2575
>> 2576 source "net/Kconfig"
>> 2577
>> 2578 source "drivers/Kconfig"
>> 2579
>> 2580 source "drivers/firmware/Kconfig"
>> 2581
>> 2582 source "fs/Kconfig"
>> 2583
>> 2584 source "arch/mips/Kconfig.debug"
>> 2585
>> 2586 source "security/Kconfig"
>> 2587
>> 2588 source "crypto/Kconfig"
>> 2589
>> 2590 source "lib/Kconfig"
>> 2591
>> 2592 source "arch/mips/kvm/Kconfig"
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.