1 # SPDX-License-Identifier: GPL-2.0 !! 1 config MIPS
2 # !! 2 bool
3 # For a description of the syntax of this conf !! 3 default y
4 # see Documentation/kbuild/kconfig-language.rs !! 4 select ARCH_SUPPORTS_UPROBES
5 # !! 5 select ARCH_MIGHT_HAVE_PC_PARPORT
6 !! 6 select ARCH_MIGHT_HAVE_PC_SERIO
7 config OPENRISC !! 7 select ARCH_USE_CMPXCHG_LOCKREF if 64BIT
8 def_bool y !! 8 select ARCH_USE_BUILTIN_BSWAP
9 select ARCH_32BIT_OFF_T !! 9 select HAVE_CONTEXT_TRACKING
10 select ARCH_HAS_DMA_SET_UNCACHED !! 10 select HAVE_GENERIC_DMA_COHERENT
11 select ARCH_HAS_DMA_CLEAR_UNCACHED !! 11 select HAVE_IDE
12 select ARCH_HAS_SYNC_DMA_FOR_DEVICE !! 12 select HAVE_IRQ_EXIT_ON_IRQ_STACK
13 select COMMON_CLK !! 13 select HAVE_OPROFILE
14 select OF !! 14 select HAVE_PERF_EVENTS
15 select OF_EARLY_FLATTREE !! 15 select PERF_USE_VMALLOC
16 select IRQ_DOMAIN !! 16 select HAVE_ARCH_KGDB
17 select GPIOLIB !! 17 select HAVE_ARCH_MMAP_RND_BITS if MMU
>> 18 select HAVE_ARCH_MMAP_RND_COMPAT_BITS if MMU && COMPAT
>> 19 select HAVE_ARCH_SECCOMP_FILTER
18 select HAVE_ARCH_TRACEHOOK 20 select HAVE_ARCH_TRACEHOOK
19 select SPARSE_IRQ !! 21 select HAVE_CBPF_JIT if !CPU_MICROMIPS
20 select GENERIC_IRQ_CHIP !! 22 select HAVE_FUNCTION_TRACER
>> 23 select HAVE_DYNAMIC_FTRACE
>> 24 select HAVE_FTRACE_MCOUNT_RECORD
>> 25 select HAVE_C_RECORDMCOUNT
>> 26 select HAVE_FUNCTION_GRAPH_TRACER
>> 27 select HAVE_KPROBES
>> 28 select HAVE_KRETPROBES
>> 29 select HAVE_SYSCALL_TRACEPOINTS
>> 30 select HAVE_DEBUG_KMEMLEAK
>> 31 select HAVE_SYSCALL_TRACEPOINTS
>> 32 select ARCH_HAS_ELF_RANDOMIZE
>> 33 select HAVE_ARCH_TRANSPARENT_HUGEPAGE if CPU_SUPPORTS_HUGEPAGES && 64BIT
>> 34 select RTC_LIB if !MACH_LOONGSON64
>> 35 select GENERIC_ATOMIC64 if !64BIT
>> 36 select HAVE_DMA_CONTIGUOUS
>> 37 select HAVE_DMA_API_DEBUG
21 select GENERIC_IRQ_PROBE 38 select GENERIC_IRQ_PROBE
22 select GENERIC_IRQ_SHOW 39 select GENERIC_IRQ_SHOW
23 select GENERIC_PCI_IOMAP 40 select GENERIC_PCI_IOMAP
24 select GENERIC_IOREMAP !! 41 select HAVE_ARCH_JUMP_LABEL
25 select GENERIC_CPU_DEVICES !! 42 select ARCH_WANT_IPC_PARSE_VERSION
26 select HAVE_PCI !! 43 select IRQ_FORCED_THREADING
27 select HAVE_UID16 !! 44 select HAVE_MEMBLOCK
28 select HAVE_PAGE_SIZE_8KB !! 45 select HAVE_MEMBLOCK_NODE_MAP
29 select GENERIC_ATOMIC64 !! 46 select ARCH_DISCARD_MEMBLOCK
30 select GENERIC_CLOCKEVENTS_BROADCAST <<
31 select GENERIC_SMP_IDLE_THREAD 47 select GENERIC_SMP_IDLE_THREAD
32 select MODULES_USE_ELF_RELA !! 48 select BUILDTIME_EXTABLE_SORT
>> 49 select GENERIC_CPU_AUTOPROBE
>> 50 select GENERIC_CLOCKEVENTS
>> 51 select GENERIC_SCHED_CLOCK if !CAVIUM_OCTEON_SOC
>> 52 select GENERIC_CMOS_UPDATE
>> 53 select HAVE_MOD_ARCH_SPECIFIC
>> 54 select HAVE_NMI
>> 55 select VIRT_TO_BUS
>> 56 select MODULES_USE_ELF_REL if MODULES
>> 57 select MODULES_USE_ELF_RELA if MODULES && 64BIT
>> 58 select CLONE_BACKWARDS
33 select HAVE_DEBUG_STACKOVERFLOW 59 select HAVE_DEBUG_STACKOVERFLOW
34 select OR1K_PIC !! 60 select HAVE_CC_STACKPROTECTOR
35 select CPU_NO_EFFICIENT_FFS if !OPENRI !! 61 select CPU_PM if CPU_IDLE
36 select ARCH_USE_QUEUED_RWLOCKS !! 62 select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST
37 select OMPIC if SMP !! 63 select ARCH_BINFMT_ELF_STATE
38 select PCI_DOMAINS_GENERIC if PCI !! 64 select SYSCTL_EXCEPTION_TRACE
39 select PCI_MSI if PCI !! 65 select HAVE_VIRT_CPU_ACCOUNTING_GEN
40 select ARCH_WANT_FRAME_POINTERS !! 66 select HAVE_IRQ_TIME_ACCOUNTING
41 select GENERIC_IRQ_MULTI_HANDLER !! 67 select GENERIC_TIME_VSYSCALL
42 select MMU_GATHER_NO_RANGE if MMU !! 68 select ARCH_CLOCKSOURCE_DATA
43 select TRACE_IRQFLAGS_SUPPORT !! 69 select HANDLE_DOMAIN_IRQ
>> 70 select HAVE_EXIT_THREAD
>> 71 select HAVE_REGS_AND_STACK_ACCESS_API
>> 72 select HAVE_COPY_THREAD_TLS
44 73
45 config CPU_BIG_ENDIAN !! 74 menu "Machine selection"
46 def_bool y <<
47 75
48 config MMU !! 76 choice
49 def_bool y !! 77 prompt "System type"
>> 78 default SGI_IP22
>> 79
>> 80 config MIPS_GENERIC
>> 81 bool "Generic board-agnostic MIPS kernel"
>> 82 select BOOT_RAW
>> 83 select BUILTIN_DTB
>> 84 select CEVT_R4K
>> 85 select CLKSRC_MIPS_GIC
>> 86 select COMMON_CLK
>> 87 select CPU_MIPSR2_IRQ_VI
>> 88 select CPU_MIPSR2_IRQ_EI
>> 89 select CSRC_R4K
>> 90 select DMA_PERDEV_COHERENT
>> 91 select HW_HAS_PCI
>> 92 select IRQ_MIPS_CPU
>> 93 select LIBFDT
>> 94 select MIPS_CPU_SCACHE
>> 95 select MIPS_GIC
>> 96 select MIPS_L1_CACHE_SHIFT_7
>> 97 select NO_EXCEPT_FILL
>> 98 select PCI_DRIVERS_GENERIC
>> 99 select PINCTRL
>> 100 select SMP_UP if SMP
>> 101 select SWAP_IO_SPACE
>> 102 select SYS_HAS_CPU_MIPS32_R1
>> 103 select SYS_HAS_CPU_MIPS32_R2
>> 104 select SYS_HAS_CPU_MIPS32_R6
>> 105 select SYS_HAS_CPU_MIPS64_R1
>> 106 select SYS_HAS_CPU_MIPS64_R2
>> 107 select SYS_HAS_CPU_MIPS64_R6
>> 108 select SYS_SUPPORTS_32BIT_KERNEL
>> 109 select SYS_SUPPORTS_64BIT_KERNEL
>> 110 select SYS_SUPPORTS_BIG_ENDIAN
>> 111 select SYS_SUPPORTS_HIGHMEM
>> 112 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 113 select SYS_SUPPORTS_MICROMIPS
>> 114 select SYS_SUPPORTS_MIPS_CPS
>> 115 select SYS_SUPPORTS_MIPS16
>> 116 select SYS_SUPPORTS_MULTITHREADING
>> 117 select SYS_SUPPORTS_RELOCATABLE
>> 118 select SYS_SUPPORTS_SMARTMIPS
>> 119 select USB_EHCI_BIG_ENDIAN_DESC if BIG_ENDIAN
>> 120 select USB_EHCI_BIG_ENDIAN_MMIO if BIG_ENDIAN
>> 121 select USB_OHCI_BIG_ENDIAN_DESC if BIG_ENDIAN
>> 122 select USB_OHCI_BIG_ENDIAN_MMIO if BIG_ENDIAN
>> 123 select USB_UHCI_BIG_ENDIAN_DESC if BIG_ENDIAN
>> 124 select USB_UHCI_BIG_ENDIAN_MMIO if BIG_ENDIAN
>> 125 select USE_OF
>> 126 help
>> 127 Select this to build a kernel which aims to support multiple boards,
>> 128 generally using a flattened device tree passed from the bootloader
>> 129 using the boot protocol defined in the UHI (Unified Hosting
>> 130 Interface) specification.
>> 131
>> 132 config MIPS_ALCHEMY
>> 133 bool "Alchemy processor based machines"
>> 134 select ARCH_PHYS_ADDR_T_64BIT
>> 135 select CEVT_R4K
>> 136 select CSRC_R4K
>> 137 select IRQ_MIPS_CPU
>> 138 select DMA_MAYBE_COHERENT # Au1000,1500,1100 aren't, rest is
>> 139 select SYS_HAS_CPU_MIPS32_R1
>> 140 select SYS_SUPPORTS_32BIT_KERNEL
>> 141 select SYS_SUPPORTS_APM_EMULATION
>> 142 select GPIOLIB
>> 143 select SYS_SUPPORTS_ZBOOT
>> 144 select COMMON_CLK
>> 145
>> 146 config AR7
>> 147 bool "Texas Instruments AR7"
>> 148 select BOOT_ELF32
>> 149 select DMA_NONCOHERENT
>> 150 select CEVT_R4K
>> 151 select CSRC_R4K
>> 152 select IRQ_MIPS_CPU
>> 153 select NO_EXCEPT_FILL
>> 154 select SWAP_IO_SPACE
>> 155 select SYS_HAS_CPU_MIPS32_R1
>> 156 select SYS_HAS_EARLY_PRINTK
>> 157 select SYS_SUPPORTS_32BIT_KERNEL
>> 158 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 159 select SYS_SUPPORTS_MIPS16
>> 160 select SYS_SUPPORTS_ZBOOT_UART16550
>> 161 select GPIOLIB
>> 162 select VLYNQ
>> 163 select HAVE_CLK
>> 164 help
>> 165 Support for the Texas Instruments AR7 System-on-a-Chip
>> 166 family: TNETD7100, 7200 and 7300.
>> 167
>> 168 config ATH25
>> 169 bool "Atheros AR231x/AR531x SoC support"
>> 170 select CEVT_R4K
>> 171 select CSRC_R4K
>> 172 select DMA_NONCOHERENT
>> 173 select IRQ_MIPS_CPU
>> 174 select IRQ_DOMAIN
>> 175 select SYS_HAS_CPU_MIPS32_R1
>> 176 select SYS_SUPPORTS_BIG_ENDIAN
>> 177 select SYS_SUPPORTS_32BIT_KERNEL
>> 178 select SYS_HAS_EARLY_PRINTK
>> 179 help
>> 180 Support for Atheros AR231x and Atheros AR531x based boards
>> 181
>> 182 config ATH79
>> 183 bool "Atheros AR71XX/AR724X/AR913X based boards"
>> 184 select ARCH_HAS_RESET_CONTROLLER
>> 185 select BOOT_RAW
>> 186 select CEVT_R4K
>> 187 select CSRC_R4K
>> 188 select DMA_NONCOHERENT
>> 189 select GPIOLIB
>> 190 select HAVE_CLK
>> 191 select COMMON_CLK
>> 192 select CLKDEV_LOOKUP
>> 193 select IRQ_MIPS_CPU
>> 194 select MIPS_MACHINE
>> 195 select SYS_HAS_CPU_MIPS32_R2
>> 196 select SYS_HAS_EARLY_PRINTK
>> 197 select SYS_SUPPORTS_32BIT_KERNEL
>> 198 select SYS_SUPPORTS_BIG_ENDIAN
>> 199 select SYS_SUPPORTS_MIPS16
>> 200 select SYS_SUPPORTS_ZBOOT_UART_PROM
>> 201 select USE_OF
>> 202 help
>> 203 Support for the Atheros AR71XX/AR724X/AR913X SoCs.
>> 204
>> 205 config BMIPS_GENERIC
>> 206 bool "Broadcom Generic BMIPS kernel"
>> 207 select BOOT_RAW
>> 208 select NO_EXCEPT_FILL
>> 209 select USE_OF
>> 210 select CEVT_R4K
>> 211 select CSRC_R4K
>> 212 select SYNC_R4K
>> 213 select COMMON_CLK
>> 214 select BCM6345_L1_IRQ
>> 215 select BCM7038_L1_IRQ
>> 216 select BCM7120_L2_IRQ
>> 217 select BRCMSTB_L2_IRQ
>> 218 select IRQ_MIPS_CPU
>> 219 select DMA_NONCOHERENT
>> 220 select SYS_SUPPORTS_32BIT_KERNEL
>> 221 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 222 select SYS_SUPPORTS_BIG_ENDIAN
>> 223 select SYS_SUPPORTS_HIGHMEM
>> 224 select SYS_HAS_CPU_BMIPS32_3300
>> 225 select SYS_HAS_CPU_BMIPS4350
>> 226 select SYS_HAS_CPU_BMIPS4380
>> 227 select SYS_HAS_CPU_BMIPS5000
>> 228 select SWAP_IO_SPACE
>> 229 select USB_EHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 230 select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 231 select USB_OHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 232 select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 233 help
>> 234 Build a generic DT-based kernel image that boots on select
>> 235 BCM33xx cable modem chips, BCM63xx DSL chips, and BCM7xxx set-top
>> 236 box chips. Note that CONFIG_CPU_BIG_ENDIAN/CONFIG_CPU_LITTLE_ENDIAN
>> 237 must be set appropriately for your board.
>> 238
>> 239 config BCM47XX
>> 240 bool "Broadcom BCM47XX based boards"
>> 241 select BOOT_RAW
>> 242 select CEVT_R4K
>> 243 select CSRC_R4K
>> 244 select DMA_NONCOHERENT
>> 245 select HW_HAS_PCI
>> 246 select IRQ_MIPS_CPU
>> 247 select SYS_HAS_CPU_MIPS32_R1
>> 248 select NO_EXCEPT_FILL
>> 249 select SYS_SUPPORTS_32BIT_KERNEL
>> 250 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 251 select SYS_SUPPORTS_MIPS16
>> 252 select SYS_HAS_EARLY_PRINTK
>> 253 select USE_GENERIC_EARLY_PRINTK_8250
>> 254 select GPIOLIB
>> 255 select LEDS_GPIO_REGISTER
>> 256 select BCM47XX_NVRAM
>> 257 select BCM47XX_SPROM
>> 258 help
>> 259 Support for BCM47XX based boards
>> 260
>> 261 config BCM63XX
>> 262 bool "Broadcom BCM63XX based boards"
>> 263 select BOOT_RAW
>> 264 select CEVT_R4K
>> 265 select CSRC_R4K
>> 266 select SYNC_R4K
>> 267 select DMA_NONCOHERENT
>> 268 select IRQ_MIPS_CPU
>> 269 select SYS_SUPPORTS_32BIT_KERNEL
>> 270 select SYS_SUPPORTS_BIG_ENDIAN
>> 271 select SYS_HAS_EARLY_PRINTK
>> 272 select SWAP_IO_SPACE
>> 273 select GPIOLIB
>> 274 select HAVE_CLK
>> 275 select MIPS_L1_CACHE_SHIFT_4
>> 276 help
>> 277 Support for BCM63XX based boards
>> 278
>> 279 config MIPS_COBALT
>> 280 bool "Cobalt Server"
>> 281 select CEVT_R4K
>> 282 select CSRC_R4K
>> 283 select CEVT_GT641XX
>> 284 select DMA_NONCOHERENT
>> 285 select HW_HAS_PCI
>> 286 select I8253
>> 287 select I8259
>> 288 select IRQ_MIPS_CPU
>> 289 select IRQ_GT641XX
>> 290 select PCI_GT64XXX_PCI0
>> 291 select PCI
>> 292 select SYS_HAS_CPU_NEVADA
>> 293 select SYS_HAS_EARLY_PRINTK
>> 294 select SYS_SUPPORTS_32BIT_KERNEL
>> 295 select SYS_SUPPORTS_64BIT_KERNEL
>> 296 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 297 select USE_GENERIC_EARLY_PRINTK_8250
>> 298
>> 299 config MACH_DECSTATION
>> 300 bool "DECstations"
>> 301 select BOOT_ELF32
>> 302 select CEVT_DS1287
>> 303 select CEVT_R4K if CPU_R4X00
>> 304 select CSRC_IOASIC
>> 305 select CSRC_R4K if CPU_R4X00
>> 306 select CPU_DADDI_WORKAROUNDS if 64BIT
>> 307 select CPU_R4000_WORKAROUNDS if 64BIT
>> 308 select CPU_R4400_WORKAROUNDS if 64BIT
>> 309 select DMA_NONCOHERENT
>> 310 select NO_IOPORT_MAP
>> 311 select IRQ_MIPS_CPU
>> 312 select SYS_HAS_CPU_R3000
>> 313 select SYS_HAS_CPU_R4X00
>> 314 select SYS_SUPPORTS_32BIT_KERNEL
>> 315 select SYS_SUPPORTS_64BIT_KERNEL
>> 316 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 317 select SYS_SUPPORTS_128HZ
>> 318 select SYS_SUPPORTS_256HZ
>> 319 select SYS_SUPPORTS_1024HZ
>> 320 select MIPS_L1_CACHE_SHIFT_4
>> 321 help
>> 322 This enables support for DEC's MIPS based workstations. For details
>> 323 see the Linux/MIPS FAQ on <http://www.linux-mips.org/> and the
>> 324 DECstation porting pages on <http://decstation.unix-ag.org/>.
>> 325
>> 326 If you have one of the following DECstation Models you definitely
>> 327 want to choose R4xx0 for the CPU Type:
>> 328
>> 329 DECstation 5000/50
>> 330 DECstation 5000/150
>> 331 DECstation 5000/260
>> 332 DECsystem 5900/260
>> 333
>> 334 otherwise choose R3000.
>> 335
>> 336 config MACH_JAZZ
>> 337 bool "Jazz family of machines"
>> 338 select FW_ARC
>> 339 select FW_ARC32
>> 340 select ARCH_MAY_HAVE_PC_FDC
>> 341 select CEVT_R4K
>> 342 select CSRC_R4K
>> 343 select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN
>> 344 select GENERIC_ISA_DMA
>> 345 select HAVE_PCSPKR_PLATFORM
>> 346 select IRQ_MIPS_CPU
>> 347 select I8253
>> 348 select I8259
>> 349 select ISA
>> 350 select SYS_HAS_CPU_R4X00
>> 351 select SYS_SUPPORTS_32BIT_KERNEL
>> 352 select SYS_SUPPORTS_64BIT_KERNEL
>> 353 select SYS_SUPPORTS_100HZ
>> 354 help
>> 355 This a family of machines based on the MIPS R4030 chipset which was
>> 356 used by several vendors to build RISC/os and Windows NT workstations.
>> 357 Members include the Acer PICA, MIPS Magnum 4000, MIPS Millennium and
>> 358 Olivetti M700-10 workstations.
>> 359
>> 360 config MACH_INGENIC
>> 361 bool "Ingenic SoC based machines"
>> 362 select SYS_SUPPORTS_32BIT_KERNEL
>> 363 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 364 select SYS_SUPPORTS_ZBOOT_UART16550
>> 365 select DMA_NONCOHERENT
>> 366 select IRQ_MIPS_CPU
>> 367 select GPIOLIB
>> 368 select COMMON_CLK
>> 369 select GENERIC_IRQ_CHIP
>> 370 select BUILTIN_DTB
>> 371 select USE_OF
>> 372 select LIBFDT
>> 373
>> 374 config LANTIQ
>> 375 bool "Lantiq based platforms"
>> 376 select DMA_NONCOHERENT
>> 377 select IRQ_MIPS_CPU
>> 378 select CEVT_R4K
>> 379 select CSRC_R4K
>> 380 select SYS_HAS_CPU_MIPS32_R1
>> 381 select SYS_HAS_CPU_MIPS32_R2
>> 382 select SYS_SUPPORTS_BIG_ENDIAN
>> 383 select SYS_SUPPORTS_32BIT_KERNEL
>> 384 select SYS_SUPPORTS_MIPS16
>> 385 select SYS_SUPPORTS_MULTITHREADING
>> 386 select SYS_HAS_EARLY_PRINTK
>> 387 select GPIOLIB
>> 388 select SWAP_IO_SPACE
>> 389 select BOOT_RAW
>> 390 select CLKDEV_LOOKUP
>> 391 select USE_OF
>> 392 select PINCTRL
>> 393 select PINCTRL_LANTIQ
>> 394 select ARCH_HAS_RESET_CONTROLLER
>> 395 select RESET_CONTROLLER
>> 396
>> 397 config LASAT
>> 398 bool "LASAT Networks platforms"
>> 399 select CEVT_R4K
>> 400 select CRC32
>> 401 select CSRC_R4K
>> 402 select DMA_NONCOHERENT
>> 403 select SYS_HAS_EARLY_PRINTK
>> 404 select HW_HAS_PCI
>> 405 select IRQ_MIPS_CPU
>> 406 select PCI_GT64XXX_PCI0
>> 407 select MIPS_NILE4
>> 408 select R5000_CPU_SCACHE
>> 409 select SYS_HAS_CPU_R5000
>> 410 select SYS_SUPPORTS_32BIT_KERNEL
>> 411 select SYS_SUPPORTS_64BIT_KERNEL if BROKEN
>> 412 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 413
>> 414 config MACH_LOONGSON32
>> 415 bool "Loongson-1 family of machines"
>> 416 select SYS_SUPPORTS_ZBOOT
>> 417 help
>> 418 This enables support for the Loongson-1 family of machines.
>> 419
>> 420 Loongson-1 is a family of 32-bit MIPS-compatible SoCs developed by
>> 421 the Institute of Computing Technology (ICT), Chinese Academy of
>> 422 Sciences (CAS).
>> 423
>> 424 config MACH_LOONGSON64
>> 425 bool "Loongson-2/3 family of machines"
>> 426 select SYS_SUPPORTS_ZBOOT
>> 427 help
>> 428 This enables the support of Loongson-2/3 family of machines.
>> 429
>> 430 Loongson-2 is a family of single-core CPUs and Loongson-3 is a
>> 431 family of multi-core CPUs. They are both 64-bit general-purpose
>> 432 MIPS-compatible CPUs. Loongson-2/3 are developed by the Institute
>> 433 of Computing Technology (ICT), Chinese Academy of Sciences (CAS)
>> 434 in the People's Republic of China. The chief architect is Professor
>> 435 Weiwu Hu.
>> 436
>> 437 config MACH_PISTACHIO
>> 438 bool "IMG Pistachio SoC based boards"
>> 439 select BOOT_ELF32
>> 440 select BOOT_RAW
>> 441 select CEVT_R4K
>> 442 select CLKSRC_MIPS_GIC
>> 443 select COMMON_CLK
>> 444 select CSRC_R4K
>> 445 select DMA_NONCOHERENT
>> 446 select GPIOLIB
>> 447 select IRQ_MIPS_CPU
>> 448 select LIBFDT
>> 449 select MFD_SYSCON
>> 450 select MIPS_CPU_SCACHE
>> 451 select MIPS_GIC
>> 452 select PINCTRL
>> 453 select REGULATOR
>> 454 select SYS_HAS_CPU_MIPS32_R2
>> 455 select SYS_SUPPORTS_32BIT_KERNEL
>> 456 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 457 select SYS_SUPPORTS_MIPS_CPS
>> 458 select SYS_SUPPORTS_MULTITHREADING
>> 459 select SYS_SUPPORTS_RELOCATABLE
>> 460 select SYS_SUPPORTS_ZBOOT
>> 461 select SYS_HAS_EARLY_PRINTK
>> 462 select USE_GENERIC_EARLY_PRINTK_8250
>> 463 select USE_OF
>> 464 help
>> 465 This enables support for the IMG Pistachio SoC platform.
>> 466
>> 467 config MACH_XILFPGA
>> 468 bool "MIPSfpga Xilinx based boards"
>> 469 select BOOT_ELF32
>> 470 select BOOT_RAW
>> 471 select BUILTIN_DTB
>> 472 select CEVT_R4K
>> 473 select COMMON_CLK
>> 474 select CSRC_R4K
>> 475 select GPIOLIB
>> 476 select IRQ_MIPS_CPU
>> 477 select LIBFDT
>> 478 select MIPS_CPU_SCACHE
>> 479 select SYS_HAS_EARLY_PRINTK
>> 480 select SYS_HAS_CPU_MIPS32_R2
>> 481 select SYS_SUPPORTS_32BIT_KERNEL
>> 482 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 483 select SYS_SUPPORTS_ZBOOT_UART16550
>> 484 select USE_OF
>> 485 select USE_GENERIC_EARLY_PRINTK_8250
>> 486 select XILINX_INTC
>> 487 help
>> 488 This enables support for the IMG University Program MIPSfpga platform.
>> 489
>> 490 config MIPS_MALTA
>> 491 bool "MIPS Malta board"
>> 492 select ARCH_MAY_HAVE_PC_FDC
>> 493 select BOOT_ELF32
>> 494 select BOOT_RAW
>> 495 select BUILTIN_DTB
>> 496 select CEVT_R4K
>> 497 select CSRC_R4K
>> 498 select CLKSRC_MIPS_GIC
>> 499 select COMMON_CLK
>> 500 select DMA_MAYBE_COHERENT
>> 501 select GENERIC_ISA_DMA
>> 502 select HAVE_PCSPKR_PLATFORM
>> 503 select IRQ_MIPS_CPU
>> 504 select MIPS_GIC
>> 505 select HW_HAS_PCI
>> 506 select I8253
>> 507 select I8259
>> 508 select MIPS_BONITO64
>> 509 select MIPS_CPU_SCACHE
>> 510 select MIPS_L1_CACHE_SHIFT_6
>> 511 select PCI_GT64XXX_PCI0
>> 512 select MIPS_MSC
>> 513 select SMP_UP if SMP
>> 514 select SWAP_IO_SPACE
>> 515 select SYS_HAS_CPU_MIPS32_R1
>> 516 select SYS_HAS_CPU_MIPS32_R2
>> 517 select SYS_HAS_CPU_MIPS32_R3_5
>> 518 select SYS_HAS_CPU_MIPS32_R5
>> 519 select SYS_HAS_CPU_MIPS32_R6
>> 520 select SYS_HAS_CPU_MIPS64_R1
>> 521 select SYS_HAS_CPU_MIPS64_R2
>> 522 select SYS_HAS_CPU_MIPS64_R6
>> 523 select SYS_HAS_CPU_NEVADA
>> 524 select SYS_HAS_CPU_RM7000
>> 525 select SYS_SUPPORTS_32BIT_KERNEL
>> 526 select SYS_SUPPORTS_64BIT_KERNEL
>> 527 select SYS_SUPPORTS_BIG_ENDIAN
>> 528 select SYS_SUPPORTS_HIGHMEM
>> 529 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 530 select SYS_SUPPORTS_MICROMIPS
>> 531 select SYS_SUPPORTS_MIPS_CMP
>> 532 select SYS_SUPPORTS_MIPS_CPS
>> 533 select SYS_SUPPORTS_MIPS16
>> 534 select SYS_SUPPORTS_MULTITHREADING
>> 535 select SYS_SUPPORTS_SMARTMIPS
>> 536 select SYS_SUPPORTS_ZBOOT
>> 537 select SYS_SUPPORTS_RELOCATABLE
>> 538 select USE_OF
>> 539 select LIBFDT
>> 540 select ZONE_DMA32 if 64BIT
>> 541 select BUILTIN_DTB
>> 542 select LIBFDT
>> 543 help
>> 544 This enables support for the MIPS Technologies Malta evaluation
>> 545 board.
>> 546
>> 547 config MACH_PIC32
>> 548 bool "Microchip PIC32 Family"
>> 549 help
>> 550 This enables support for the Microchip PIC32 family of platforms.
>> 551
>> 552 Microchip PIC32 is a family of general-purpose 32 bit MIPS core
>> 553 microcontrollers.
>> 554
>> 555 config NEC_MARKEINS
>> 556 bool "NEC EMMA2RH Mark-eins board"
>> 557 select SOC_EMMA2RH
>> 558 select HW_HAS_PCI
>> 559 help
>> 560 This enables support for the NEC Electronics Mark-eins boards.
>> 561
>> 562 config MACH_VR41XX
>> 563 bool "NEC VR4100 series based machines"
>> 564 select CEVT_R4K
>> 565 select CSRC_R4K
>> 566 select SYS_HAS_CPU_VR41XX
>> 567 select SYS_SUPPORTS_MIPS16
>> 568 select GPIOLIB
>> 569
>> 570 config NXP_STB220
>> 571 bool "NXP STB220 board"
>> 572 select SOC_PNX833X
>> 573 help
>> 574 Support for NXP Semiconductors STB220 Development Board.
>> 575
>> 576 config NXP_STB225
>> 577 bool "NXP 225 board"
>> 578 select SOC_PNX833X
>> 579 select SOC_PNX8335
>> 580 help
>> 581 Support for NXP Semiconductors STB225 Development Board.
>> 582
>> 583 config PMC_MSP
>> 584 bool "PMC-Sierra MSP chipsets"
>> 585 select CEVT_R4K
>> 586 select CSRC_R4K
>> 587 select DMA_NONCOHERENT
>> 588 select SWAP_IO_SPACE
>> 589 select NO_EXCEPT_FILL
>> 590 select BOOT_RAW
>> 591 select SYS_HAS_CPU_MIPS32_R1
>> 592 select SYS_HAS_CPU_MIPS32_R2
>> 593 select SYS_SUPPORTS_32BIT_KERNEL
>> 594 select SYS_SUPPORTS_BIG_ENDIAN
>> 595 select SYS_SUPPORTS_MIPS16
>> 596 select IRQ_MIPS_CPU
>> 597 select SERIAL_8250
>> 598 select SERIAL_8250_CONSOLE
>> 599 select USB_EHCI_BIG_ENDIAN_MMIO
>> 600 select USB_EHCI_BIG_ENDIAN_DESC
>> 601 help
>> 602 This adds support for the PMC-Sierra family of Multi-Service
>> 603 Processor System-On-A-Chips. These parts include a number
>> 604 of integrated peripherals, interfaces and DSPs in addition to
>> 605 a variety of MIPS cores.
>> 606
>> 607 config RALINK
>> 608 bool "Ralink based machines"
>> 609 select CEVT_R4K
>> 610 select CSRC_R4K
>> 611 select BOOT_RAW
>> 612 select DMA_NONCOHERENT
>> 613 select IRQ_MIPS_CPU
>> 614 select USE_OF
>> 615 select SYS_HAS_CPU_MIPS32_R1
>> 616 select SYS_HAS_CPU_MIPS32_R2
>> 617 select SYS_SUPPORTS_32BIT_KERNEL
>> 618 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 619 select SYS_SUPPORTS_MIPS16
>> 620 select SYS_HAS_EARLY_PRINTK
>> 621 select CLKDEV_LOOKUP
>> 622 select ARCH_HAS_RESET_CONTROLLER
>> 623 select RESET_CONTROLLER
>> 624
>> 625 config SGI_IP22
>> 626 bool "SGI IP22 (Indy/Indigo2)"
>> 627 select FW_ARC
>> 628 select FW_ARC32
>> 629 select BOOT_ELF32
>> 630 select CEVT_R4K
>> 631 select CSRC_R4K
>> 632 select DEFAULT_SGI_PARTITION
>> 633 select DMA_NONCOHERENT
>> 634 select HW_HAS_EISA
>> 635 select I8253
>> 636 select I8259
>> 637 select IP22_CPU_SCACHE
>> 638 select IRQ_MIPS_CPU
>> 639 select GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 640 select SGI_HAS_I8042
>> 641 select SGI_HAS_INDYDOG
>> 642 select SGI_HAS_HAL2
>> 643 select SGI_HAS_SEEQ
>> 644 select SGI_HAS_WD93
>> 645 select SGI_HAS_ZILOG
>> 646 select SWAP_IO_SPACE
>> 647 select SYS_HAS_CPU_R4X00
>> 648 select SYS_HAS_CPU_R5000
>> 649 #
>> 650 # Disable EARLY_PRINTK for now since it leads to overwritten prom
>> 651 # memory during early boot on some machines.
>> 652 #
>> 653 # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com
>> 654 # for a more details discussion
>> 655 #
>> 656 # select SYS_HAS_EARLY_PRINTK
>> 657 select SYS_SUPPORTS_32BIT_KERNEL
>> 658 select SYS_SUPPORTS_64BIT_KERNEL
>> 659 select SYS_SUPPORTS_BIG_ENDIAN
>> 660 select MIPS_L1_CACHE_SHIFT_7
>> 661 help
>> 662 This are the SGI Indy, Challenge S and Indigo2, as well as certain
>> 663 OEM variants like the Tandem CMN B006S. To compile a Linux kernel
>> 664 that runs on these, say Y here.
>> 665
>> 666 config SGI_IP27
>> 667 bool "SGI IP27 (Origin200/2000)"
>> 668 select FW_ARC
>> 669 select FW_ARC64
>> 670 select BOOT_ELF64
>> 671 select DEFAULT_SGI_PARTITION
>> 672 select DMA_COHERENT
>> 673 select SYS_HAS_EARLY_PRINTK
>> 674 select HW_HAS_PCI
>> 675 select NR_CPUS_DEFAULT_64
>> 676 select SYS_HAS_CPU_R10000
>> 677 select SYS_SUPPORTS_64BIT_KERNEL
>> 678 select SYS_SUPPORTS_BIG_ENDIAN
>> 679 select SYS_SUPPORTS_NUMA
>> 680 select SYS_SUPPORTS_SMP
>> 681 select MIPS_L1_CACHE_SHIFT_7
>> 682 help
>> 683 This are the SGI Origin 200, Origin 2000 and Onyx 2 Graphics
>> 684 workstations. To compile a Linux kernel that runs on these, say Y
>> 685 here.
>> 686
>> 687 config SGI_IP28
>> 688 bool "SGI IP28 (Indigo2 R10k)"
>> 689 select FW_ARC
>> 690 select FW_ARC64
>> 691 select BOOT_ELF64
>> 692 select CEVT_R4K
>> 693 select CSRC_R4K
>> 694 select DEFAULT_SGI_PARTITION
>> 695 select DMA_NONCOHERENT
>> 696 select GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 697 select IRQ_MIPS_CPU
>> 698 select HW_HAS_EISA
>> 699 select I8253
>> 700 select I8259
>> 701 select SGI_HAS_I8042
>> 702 select SGI_HAS_INDYDOG
>> 703 select SGI_HAS_HAL2
>> 704 select SGI_HAS_SEEQ
>> 705 select SGI_HAS_WD93
>> 706 select SGI_HAS_ZILOG
>> 707 select SWAP_IO_SPACE
>> 708 select SYS_HAS_CPU_R10000
>> 709 #
>> 710 # Disable EARLY_PRINTK for now since it leads to overwritten prom
>> 711 # memory during early boot on some machines.
>> 712 #
>> 713 # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com
>> 714 # for a more details discussion
>> 715 #
>> 716 # select SYS_HAS_EARLY_PRINTK
>> 717 select SYS_SUPPORTS_64BIT_KERNEL
>> 718 select SYS_SUPPORTS_BIG_ENDIAN
>> 719 select MIPS_L1_CACHE_SHIFT_7
>> 720 help
>> 721 This is the SGI Indigo2 with R10000 processor. To compile a Linux
>> 722 kernel that runs on these, say Y here.
>> 723
>> 724 config SGI_IP32
>> 725 bool "SGI IP32 (O2)"
>> 726 select FW_ARC
>> 727 select FW_ARC32
>> 728 select BOOT_ELF32
>> 729 select CEVT_R4K
>> 730 select CSRC_R4K
>> 731 select DMA_NONCOHERENT
>> 732 select HW_HAS_PCI
>> 733 select IRQ_MIPS_CPU
>> 734 select R5000_CPU_SCACHE
>> 735 select RM7000_CPU_SCACHE
>> 736 select SYS_HAS_CPU_R5000
>> 737 select SYS_HAS_CPU_R10000 if BROKEN
>> 738 select SYS_HAS_CPU_RM7000
>> 739 select SYS_HAS_CPU_NEVADA
>> 740 select SYS_SUPPORTS_64BIT_KERNEL
>> 741 select SYS_SUPPORTS_BIG_ENDIAN
>> 742 help
>> 743 If you want this kernel to run on SGI O2 workstation, say Y here.
>> 744
>> 745 config SIBYTE_CRHINE
>> 746 bool "Sibyte BCM91120C-CRhine"
>> 747 select BOOT_ELF32
>> 748 select DMA_COHERENT
>> 749 select SIBYTE_BCM1120
>> 750 select SWAP_IO_SPACE
>> 751 select SYS_HAS_CPU_SB1
>> 752 select SYS_SUPPORTS_BIG_ENDIAN
>> 753 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 754
>> 755 config SIBYTE_CARMEL
>> 756 bool "Sibyte BCM91120x-Carmel"
>> 757 select BOOT_ELF32
>> 758 select DMA_COHERENT
>> 759 select SIBYTE_BCM1120
>> 760 select SWAP_IO_SPACE
>> 761 select SYS_HAS_CPU_SB1
>> 762 select SYS_SUPPORTS_BIG_ENDIAN
>> 763 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 764
>> 765 config SIBYTE_CRHONE
>> 766 bool "Sibyte BCM91125C-CRhone"
>> 767 select BOOT_ELF32
>> 768 select DMA_COHERENT
>> 769 select SIBYTE_BCM1125
>> 770 select SWAP_IO_SPACE
>> 771 select SYS_HAS_CPU_SB1
>> 772 select SYS_SUPPORTS_BIG_ENDIAN
>> 773 select SYS_SUPPORTS_HIGHMEM
>> 774 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 775
>> 776 config SIBYTE_RHONE
>> 777 bool "Sibyte BCM91125E-Rhone"
>> 778 select BOOT_ELF32
>> 779 select DMA_COHERENT
>> 780 select SIBYTE_BCM1125H
>> 781 select SWAP_IO_SPACE
>> 782 select SYS_HAS_CPU_SB1
>> 783 select SYS_SUPPORTS_BIG_ENDIAN
>> 784 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 785
>> 786 config SIBYTE_SWARM
>> 787 bool "Sibyte BCM91250A-SWARM"
>> 788 select BOOT_ELF32
>> 789 select DMA_COHERENT
>> 790 select HAVE_PATA_PLATFORM
>> 791 select SIBYTE_SB1250
>> 792 select SWAP_IO_SPACE
>> 793 select SYS_HAS_CPU_SB1
>> 794 select SYS_SUPPORTS_BIG_ENDIAN
>> 795 select SYS_SUPPORTS_HIGHMEM
>> 796 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 797 select ZONE_DMA32 if 64BIT
>> 798
>> 799 config SIBYTE_LITTLESUR
>> 800 bool "Sibyte BCM91250C2-LittleSur"
>> 801 select BOOT_ELF32
>> 802 select DMA_COHERENT
>> 803 select HAVE_PATA_PLATFORM
>> 804 select SIBYTE_SB1250
>> 805 select SWAP_IO_SPACE
>> 806 select SYS_HAS_CPU_SB1
>> 807 select SYS_SUPPORTS_BIG_ENDIAN
>> 808 select SYS_SUPPORTS_HIGHMEM
>> 809 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 810
>> 811 config SIBYTE_SENTOSA
>> 812 bool "Sibyte BCM91250E-Sentosa"
>> 813 select BOOT_ELF32
>> 814 select DMA_COHERENT
>> 815 select SIBYTE_SB1250
>> 816 select SWAP_IO_SPACE
>> 817 select SYS_HAS_CPU_SB1
>> 818 select SYS_SUPPORTS_BIG_ENDIAN
>> 819 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 820
>> 821 config SIBYTE_BIGSUR
>> 822 bool "Sibyte BCM91480B-BigSur"
>> 823 select BOOT_ELF32
>> 824 select DMA_COHERENT
>> 825 select NR_CPUS_DEFAULT_4
>> 826 select SIBYTE_BCM1x80
>> 827 select SWAP_IO_SPACE
>> 828 select SYS_HAS_CPU_SB1
>> 829 select SYS_SUPPORTS_BIG_ENDIAN
>> 830 select SYS_SUPPORTS_HIGHMEM
>> 831 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 832 select ZONE_DMA32 if 64BIT
>> 833
>> 834 config SNI_RM
>> 835 bool "SNI RM200/300/400"
>> 836 select FW_ARC if CPU_LITTLE_ENDIAN
>> 837 select FW_ARC32 if CPU_LITTLE_ENDIAN
>> 838 select FW_SNIPROM if CPU_BIG_ENDIAN
>> 839 select ARCH_MAY_HAVE_PC_FDC
>> 840 select BOOT_ELF32
>> 841 select CEVT_R4K
>> 842 select CSRC_R4K
>> 843 select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN
>> 844 select DMA_NONCOHERENT
>> 845 select GENERIC_ISA_DMA
>> 846 select HAVE_PCSPKR_PLATFORM
>> 847 select HW_HAS_EISA
>> 848 select HW_HAS_PCI
>> 849 select IRQ_MIPS_CPU
>> 850 select I8253
>> 851 select I8259
>> 852 select ISA
>> 853 select SWAP_IO_SPACE if CPU_BIG_ENDIAN
>> 854 select SYS_HAS_CPU_R4X00
>> 855 select SYS_HAS_CPU_R5000
>> 856 select SYS_HAS_CPU_R10000
>> 857 select R5000_CPU_SCACHE
>> 858 select SYS_HAS_EARLY_PRINTK
>> 859 select SYS_SUPPORTS_32BIT_KERNEL
>> 860 select SYS_SUPPORTS_64BIT_KERNEL
>> 861 select SYS_SUPPORTS_BIG_ENDIAN
>> 862 select SYS_SUPPORTS_HIGHMEM
>> 863 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 864 help
>> 865 The SNI RM200/300/400 are MIPS-based machines manufactured by
>> 866 Siemens Nixdorf Informationssysteme (SNI), parent company of Pyramid
>> 867 Technology and now in turn merged with Fujitsu. Say Y here to
>> 868 support this machine type.
>> 869
>> 870 config MACH_TX39XX
>> 871 bool "Toshiba TX39 series based machines"
>> 872
>> 873 config MACH_TX49XX
>> 874 bool "Toshiba TX49 series based machines"
>> 875
>> 876 config MIKROTIK_RB532
>> 877 bool "Mikrotik RB532 boards"
>> 878 select CEVT_R4K
>> 879 select CSRC_R4K
>> 880 select DMA_NONCOHERENT
>> 881 select HW_HAS_PCI
>> 882 select IRQ_MIPS_CPU
>> 883 select SYS_HAS_CPU_MIPS32_R1
>> 884 select SYS_SUPPORTS_32BIT_KERNEL
>> 885 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 886 select SWAP_IO_SPACE
>> 887 select BOOT_RAW
>> 888 select GPIOLIB
>> 889 select MIPS_L1_CACHE_SHIFT_4
>> 890 help
>> 891 Support the Mikrotik(tm) RouterBoard 532 series,
>> 892 based on the IDT RC32434 SoC.
>> 893
>> 894 config CAVIUM_OCTEON_SOC
>> 895 bool "Cavium Networks Octeon SoC based boards"
>> 896 select CEVT_R4K
>> 897 select ARCH_PHYS_ADDR_T_64BIT
>> 898 select DMA_COHERENT
>> 899 select SYS_SUPPORTS_64BIT_KERNEL
>> 900 select SYS_SUPPORTS_BIG_ENDIAN
>> 901 select EDAC_SUPPORT
>> 902 select EDAC_ATOMIC_SCRUB
>> 903 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 904 select SYS_SUPPORTS_HOTPLUG_CPU if CPU_BIG_ENDIAN
>> 905 select SYS_HAS_EARLY_PRINTK
>> 906 select SYS_HAS_CPU_CAVIUM_OCTEON
>> 907 select HW_HAS_PCI
>> 908 select ZONE_DMA32
>> 909 select HOLES_IN_ZONE
>> 910 select GPIOLIB
>> 911 select LIBFDT
>> 912 select USE_OF
>> 913 select ARCH_SPARSEMEM_ENABLE
>> 914 select SYS_SUPPORTS_SMP
>> 915 select NR_CPUS_DEFAULT_16
>> 916 select BUILTIN_DTB
>> 917 select MTD_COMPLEX_MAPPINGS
>> 918 select SYS_SUPPORTS_RELOCATABLE
>> 919 help
>> 920 This option supports all of the Octeon reference boards from Cavium
>> 921 Networks. It builds a kernel that dynamically determines the Octeon
>> 922 CPU type and supports all known board reference implementations.
>> 923 Some of the supported boards are:
>> 924 EBT3000
>> 925 EBH3000
>> 926 EBH3100
>> 927 Thunder
>> 928 Kodama
>> 929 Hikari
>> 930 Say Y here for most Octeon reference boards.
>> 931
>> 932 config NLM_XLR_BOARD
>> 933 bool "Netlogic XLR/XLS based systems"
>> 934 select BOOT_ELF32
>> 935 select NLM_COMMON
>> 936 select SYS_HAS_CPU_XLR
>> 937 select SYS_SUPPORTS_SMP
>> 938 select HW_HAS_PCI
>> 939 select SWAP_IO_SPACE
>> 940 select SYS_SUPPORTS_32BIT_KERNEL
>> 941 select SYS_SUPPORTS_64BIT_KERNEL
>> 942 select ARCH_PHYS_ADDR_T_64BIT
>> 943 select SYS_SUPPORTS_BIG_ENDIAN
>> 944 select SYS_SUPPORTS_HIGHMEM
>> 945 select DMA_COHERENT
>> 946 select NR_CPUS_DEFAULT_32
>> 947 select CEVT_R4K
>> 948 select CSRC_R4K
>> 949 select IRQ_MIPS_CPU
>> 950 select ZONE_DMA32 if 64BIT
>> 951 select SYNC_R4K
>> 952 select SYS_HAS_EARLY_PRINTK
>> 953 select SYS_SUPPORTS_ZBOOT
>> 954 select SYS_SUPPORTS_ZBOOT_UART16550
>> 955 help
>> 956 Support for systems based on Netlogic XLR and XLS processors.
>> 957 Say Y here if you have a XLR or XLS based board.
>> 958
>> 959 config NLM_XLP_BOARD
>> 960 bool "Netlogic XLP based systems"
>> 961 select BOOT_ELF32
>> 962 select NLM_COMMON
>> 963 select SYS_HAS_CPU_XLP
>> 964 select SYS_SUPPORTS_SMP
>> 965 select HW_HAS_PCI
>> 966 select SYS_SUPPORTS_32BIT_KERNEL
>> 967 select SYS_SUPPORTS_64BIT_KERNEL
>> 968 select ARCH_PHYS_ADDR_T_64BIT
>> 969 select GPIOLIB
>> 970 select SYS_SUPPORTS_BIG_ENDIAN
>> 971 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 972 select SYS_SUPPORTS_HIGHMEM
>> 973 select DMA_COHERENT
>> 974 select NR_CPUS_DEFAULT_32
>> 975 select CEVT_R4K
>> 976 select CSRC_R4K
>> 977 select IRQ_MIPS_CPU
>> 978 select ZONE_DMA32 if 64BIT
>> 979 select SYNC_R4K
>> 980 select SYS_HAS_EARLY_PRINTK
>> 981 select USE_OF
>> 982 select SYS_SUPPORTS_ZBOOT
>> 983 select SYS_SUPPORTS_ZBOOT_UART16550
>> 984 help
>> 985 This board is based on Netlogic XLP Processor.
>> 986 Say Y here if you have a XLP based board.
>> 987
>> 988 config MIPS_PARAVIRT
>> 989 bool "Para-Virtualized guest system"
>> 990 select CEVT_R4K
>> 991 select CSRC_R4K
>> 992 select DMA_COHERENT
>> 993 select SYS_SUPPORTS_64BIT_KERNEL
>> 994 select SYS_SUPPORTS_32BIT_KERNEL
>> 995 select SYS_SUPPORTS_BIG_ENDIAN
>> 996 select SYS_SUPPORTS_SMP
>> 997 select NR_CPUS_DEFAULT_4
>> 998 select SYS_HAS_EARLY_PRINTK
>> 999 select SYS_HAS_CPU_MIPS32_R2
>> 1000 select SYS_HAS_CPU_MIPS64_R2
>> 1001 select SYS_HAS_CPU_CAVIUM_OCTEON
>> 1002 select HW_HAS_PCI
>> 1003 select SWAP_IO_SPACE
>> 1004 help
>> 1005 This option supports guest running under ????
>> 1006
>> 1007 endchoice
>> 1008
>> 1009 source "arch/mips/alchemy/Kconfig"
>> 1010 source "arch/mips/ath25/Kconfig"
>> 1011 source "arch/mips/ath79/Kconfig"
>> 1012 source "arch/mips/bcm47xx/Kconfig"
>> 1013 source "arch/mips/bcm63xx/Kconfig"
>> 1014 source "arch/mips/bmips/Kconfig"
>> 1015 source "arch/mips/generic/Kconfig"
>> 1016 source "arch/mips/jazz/Kconfig"
>> 1017 source "arch/mips/jz4740/Kconfig"
>> 1018 source "arch/mips/lantiq/Kconfig"
>> 1019 source "arch/mips/lasat/Kconfig"
>> 1020 source "arch/mips/pic32/Kconfig"
>> 1021 source "arch/mips/pistachio/Kconfig"
>> 1022 source "arch/mips/pmcs-msp71xx/Kconfig"
>> 1023 source "arch/mips/ralink/Kconfig"
>> 1024 source "arch/mips/sgi-ip27/Kconfig"
>> 1025 source "arch/mips/sibyte/Kconfig"
>> 1026 source "arch/mips/txx9/Kconfig"
>> 1027 source "arch/mips/vr41xx/Kconfig"
>> 1028 source "arch/mips/cavium-octeon/Kconfig"
>> 1029 source "arch/mips/loongson32/Kconfig"
>> 1030 source "arch/mips/loongson64/Kconfig"
>> 1031 source "arch/mips/netlogic/Kconfig"
>> 1032 source "arch/mips/paravirt/Kconfig"
>> 1033 source "arch/mips/xilfpga/Kconfig"
>> 1034
>> 1035 endmenu
>> 1036
>> 1037 config RWSEM_GENERIC_SPINLOCK
>> 1038 bool
>> 1039 default y
>> 1040
>> 1041 config RWSEM_XCHGADD_ALGORITHM
>> 1042 bool
50 1043
51 config GENERIC_HWEIGHT 1044 config GENERIC_HWEIGHT
52 def_bool y !! 1045 bool
>> 1046 default y
>> 1047
>> 1048 config GENERIC_CALIBRATE_DELAY
>> 1049 bool
>> 1050 default y
>> 1051
>> 1052 config SCHED_OMIT_FRAME_POINTER
>> 1053 bool
>> 1054 default y
>> 1055
>> 1056 #
>> 1057 # Select some configuration options automatically based on user selections.
>> 1058 #
>> 1059 config FW_ARC
>> 1060 bool
>> 1061
>> 1062 config ARCH_MAY_HAVE_PC_FDC
>> 1063 bool
>> 1064
>> 1065 config BOOT_RAW
>> 1066 bool
>> 1067
>> 1068 config CEVT_BCM1480
>> 1069 bool
>> 1070
>> 1071 config CEVT_DS1287
>> 1072 bool
>> 1073
>> 1074 config CEVT_GT641XX
>> 1075 bool
>> 1076
>> 1077 config CEVT_R4K
>> 1078 bool
>> 1079
>> 1080 config CEVT_SB1250
>> 1081 bool
>> 1082
>> 1083 config CEVT_TXX9
>> 1084 bool
>> 1085
>> 1086 config CSRC_BCM1480
>> 1087 bool
>> 1088
>> 1089 config CSRC_IOASIC
>> 1090 bool
>> 1091
>> 1092 config CSRC_R4K
>> 1093 bool
>> 1094
>> 1095 config CSRC_SB1250
>> 1096 bool
>> 1097
>> 1098 config MIPS_CLOCK_VSYSCALL
>> 1099 def_bool CSRC_R4K || CLKSRC_MIPS_GIC
>> 1100
>> 1101 config GPIO_TXX9
>> 1102 select GPIOLIB
>> 1103 bool
>> 1104
>> 1105 config FW_CFE
>> 1106 bool
>> 1107
>> 1108 config ARCH_DMA_ADDR_T_64BIT
>> 1109 def_bool (HIGHMEM && ARCH_PHYS_ADDR_T_64BIT) || 64BIT
>> 1110
>> 1111 config ARCH_SUPPORTS_UPROBES
>> 1112 bool
>> 1113
>> 1114 config DMA_MAYBE_COHERENT
>> 1115 select DMA_NONCOHERENT
>> 1116 bool
>> 1117
>> 1118 config DMA_PERDEV_COHERENT
>> 1119 bool
>> 1120 select DMA_MAYBE_COHERENT
>> 1121
>> 1122 config DMA_COHERENT
>> 1123 bool
>> 1124
>> 1125 config DMA_NONCOHERENT
>> 1126 bool
>> 1127 select NEED_DMA_MAP_STATE
>> 1128
>> 1129 config NEED_DMA_MAP_STATE
>> 1130 bool
>> 1131
>> 1132 config SYS_HAS_EARLY_PRINTK
>> 1133 bool
>> 1134
>> 1135 config SYS_SUPPORTS_HOTPLUG_CPU
>> 1136 bool
>> 1137
>> 1138 config MIPS_BONITO64
>> 1139 bool
>> 1140
>> 1141 config MIPS_MSC
>> 1142 bool
>> 1143
>> 1144 config MIPS_NILE4
>> 1145 bool
>> 1146
>> 1147 config SYNC_R4K
>> 1148 bool
>> 1149
>> 1150 config MIPS_MACHINE
>> 1151 def_bool n
53 1152
54 config NO_IOPORT_MAP 1153 config NO_IOPORT_MAP
55 def_bool y !! 1154 def_bool n
56 1155
57 # For now, use generic checksum functions <<
58 #These can be reimplemented in assembly later <<
59 config GENERIC_CSUM 1156 config GENERIC_CSUM
60 def_bool y !! 1157 bool
61 1158
62 config STACKTRACE_SUPPORT !! 1159 config GENERIC_ISA_DMA
63 def_bool y !! 1160 bool
>> 1161 select ZONE_DMA if GENERIC_ISA_DMA_SUPPORT_BROKEN=n
>> 1162 select ISA_DMA_API
64 1163
65 config LOCKDEP_SUPPORT !! 1164 config GENERIC_ISA_DMA_SUPPORT_BROKEN
66 def_bool y !! 1165 bool
>> 1166 select GENERIC_ISA_DMA
67 1167
68 menu "Processor type and features" !! 1168 config ISA_DMA_API
>> 1169 bool
69 1170
70 choice !! 1171 config HOLES_IN_ZONE
71 prompt "Subarchitecture" !! 1172 bool
72 default OR1K_1200 <<
73 1173
74 config OR1K_1200 !! 1174 config SYS_SUPPORTS_RELOCATABLE
75 bool "OR1200" !! 1175 bool
76 help 1176 help
77 Generic OpenRISC 1200 architecture !! 1177 Selected if the platform supports relocating the kernel.
>> 1178 The platform must provide plat_get_fdt() if it selects CONFIG_USE_OF
>> 1179 to allow access to command line and entropy sources.
>> 1180
>> 1181 #
>> 1182 # Endianness selection. Sufficiently obscure so many users don't know what to
>> 1183 # answer,so we try hard to limit the available choices. Also the use of a
>> 1184 # choice statement should be more obvious to the user.
>> 1185 #
>> 1186 choice
>> 1187 prompt "Endianness selection"
>> 1188 help
>> 1189 Some MIPS machines can be configured for either little or big endian
>> 1190 byte order. These modes require different kernels and a different
>> 1191 Linux distribution. In general there is one preferred byteorder for a
>> 1192 particular system but some systems are just as commonly used in the
>> 1193 one or the other endianness.
>> 1194
>> 1195 config CPU_BIG_ENDIAN
>> 1196 bool "Big endian"
>> 1197 depends on SYS_SUPPORTS_BIG_ENDIAN
>> 1198
>> 1199 config CPU_LITTLE_ENDIAN
>> 1200 bool "Little endian"
>> 1201 depends on SYS_SUPPORTS_LITTLE_ENDIAN
78 1202
79 endchoice 1203 endchoice
80 1204
81 config DCACHE_WRITETHROUGH !! 1205 config EXPORT_UASM
82 bool "Have write through data caches" !! 1206 bool
>> 1207
>> 1208 config SYS_SUPPORTS_APM_EMULATION
>> 1209 bool
>> 1210
>> 1211 config SYS_SUPPORTS_BIG_ENDIAN
>> 1212 bool
>> 1213
>> 1214 config SYS_SUPPORTS_LITTLE_ENDIAN
>> 1215 bool
>> 1216
>> 1217 config SYS_SUPPORTS_HUGETLBFS
>> 1218 bool
>> 1219 depends on CPU_SUPPORTS_HUGEPAGES && 64BIT
>> 1220 default y
>> 1221
>> 1222 config MIPS_HUGE_TLB_SUPPORT
>> 1223 def_bool HUGETLB_PAGE || TRANSPARENT_HUGEPAGE
>> 1224
>> 1225 config IRQ_CPU_RM7K
>> 1226 bool
>> 1227
>> 1228 config IRQ_MSP_SLP
>> 1229 bool
>> 1230
>> 1231 config IRQ_MSP_CIC
>> 1232 bool
>> 1233
>> 1234 config IRQ_TXX9
>> 1235 bool
>> 1236
>> 1237 config IRQ_GT641XX
>> 1238 bool
>> 1239
>> 1240 config PCI_GT64XXX_PCI0
>> 1241 bool
>> 1242
>> 1243 config NO_EXCEPT_FILL
>> 1244 bool
>> 1245
>> 1246 config SOC_EMMA2RH
>> 1247 bool
>> 1248 select CEVT_R4K
>> 1249 select CSRC_R4K
>> 1250 select DMA_NONCOHERENT
>> 1251 select IRQ_MIPS_CPU
>> 1252 select SWAP_IO_SPACE
>> 1253 select SYS_HAS_CPU_R5500
>> 1254 select SYS_SUPPORTS_32BIT_KERNEL
>> 1255 select SYS_SUPPORTS_64BIT_KERNEL
>> 1256 select SYS_SUPPORTS_BIG_ENDIAN
>> 1257
>> 1258 config SOC_PNX833X
>> 1259 bool
>> 1260 select CEVT_R4K
>> 1261 select CSRC_R4K
>> 1262 select IRQ_MIPS_CPU
>> 1263 select DMA_NONCOHERENT
>> 1264 select SYS_HAS_CPU_MIPS32_R2
>> 1265 select SYS_SUPPORTS_32BIT_KERNEL
>> 1266 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 1267 select SYS_SUPPORTS_BIG_ENDIAN
>> 1268 select SYS_SUPPORTS_MIPS16
>> 1269 select CPU_MIPSR2_IRQ_VI
>> 1270
>> 1271 config SOC_PNX8335
>> 1272 bool
>> 1273 select SOC_PNX833X
>> 1274
>> 1275 config MIPS_SPRAM
>> 1276 bool
>> 1277
>> 1278 config SWAP_IO_SPACE
>> 1279 bool
>> 1280
>> 1281 config SGI_HAS_INDYDOG
>> 1282 bool
>> 1283
>> 1284 config SGI_HAS_HAL2
>> 1285 bool
>> 1286
>> 1287 config SGI_HAS_SEEQ
>> 1288 bool
>> 1289
>> 1290 config SGI_HAS_WD93
>> 1291 bool
>> 1292
>> 1293 config SGI_HAS_ZILOG
>> 1294 bool
>> 1295
>> 1296 config SGI_HAS_I8042
>> 1297 bool
>> 1298
>> 1299 config DEFAULT_SGI_PARTITION
>> 1300 bool
>> 1301
>> 1302 config FW_ARC32
>> 1303 bool
>> 1304
>> 1305 config FW_SNIPROM
>> 1306 bool
>> 1307
>> 1308 config BOOT_ELF32
>> 1309 bool
>> 1310
>> 1311 config MIPS_L1_CACHE_SHIFT_4
>> 1312 bool
>> 1313
>> 1314 config MIPS_L1_CACHE_SHIFT_5
>> 1315 bool
>> 1316
>> 1317 config MIPS_L1_CACHE_SHIFT_6
>> 1318 bool
>> 1319
>> 1320 config MIPS_L1_CACHE_SHIFT_7
>> 1321 bool
>> 1322
>> 1323 config MIPS_L1_CACHE_SHIFT
>> 1324 int
>> 1325 default "7" if MIPS_L1_CACHE_SHIFT_7
>> 1326 default "6" if MIPS_L1_CACHE_SHIFT_6
>> 1327 default "5" if MIPS_L1_CACHE_SHIFT_5
>> 1328 default "4" if MIPS_L1_CACHE_SHIFT_4
>> 1329 default "5"
>> 1330
>> 1331 config HAVE_STD_PC_SERIAL_PORT
>> 1332 bool
>> 1333
>> 1334 config ARC_CONSOLE
>> 1335 bool "ARC console support"
>> 1336 depends on SGI_IP22 || SGI_IP28 || (SNI_RM && CPU_LITTLE_ENDIAN)
>> 1337
>> 1338 config ARC_MEMORY
>> 1339 bool
>> 1340 depends on MACH_JAZZ || SNI_RM || SGI_IP32
>> 1341 default y
>> 1342
>> 1343 config ARC_PROMLIB
>> 1344 bool
>> 1345 depends on MACH_JAZZ || SNI_RM || SGI_IP22 || SGI_IP28 || SGI_IP32
>> 1346 default y
>> 1347
>> 1348 config FW_ARC64
>> 1349 bool
>> 1350
>> 1351 config BOOT_ELF64
>> 1352 bool
>> 1353
>> 1354 menu "CPU selection"
>> 1355
>> 1356 choice
>> 1357 prompt "CPU type"
>> 1358 default CPU_R4X00
>> 1359
>> 1360 config CPU_LOONGSON3
>> 1361 bool "Loongson 3 CPU"
>> 1362 depends on SYS_HAS_CPU_LOONGSON3
>> 1363 select CPU_SUPPORTS_64BIT_KERNEL
>> 1364 select CPU_SUPPORTS_HIGHMEM
>> 1365 select CPU_SUPPORTS_HUGEPAGES
>> 1366 select WEAK_ORDERING
>> 1367 select WEAK_REORDERING_BEYOND_LLSC
>> 1368 select MIPS_PGD_C0_CONTEXT
>> 1369 select MIPS_L1_CACHE_SHIFT_6
>> 1370 select GPIOLIB
>> 1371 help
>> 1372 The Loongson 3 processor implements the MIPS64R2 instruction
>> 1373 set with many extensions.
>> 1374
>> 1375 config LOONGSON3_ENHANCEMENT
>> 1376 bool "New Loongson 3 CPU Enhancements"
83 default n 1377 default n
>> 1378 select CPU_MIPSR2
>> 1379 select CPU_HAS_PREFETCH
>> 1380 depends on CPU_LOONGSON3
>> 1381 help
>> 1382 New Loongson 3 CPU (since Loongson-3A R2, as opposed to Loongson-3A
>> 1383 R1, Loongson-3B R1 and Loongson-3B R2) has many enhancements, such as
>> 1384 FTLB, L1-VCache, EI/DI/Wait/Prefetch instruction, DSP/DSPv2 ASE, User
>> 1385 Local register, Read-Inhibit/Execute-Inhibit, SFB (Store Fill Buffer),
>> 1386 Fast TLB refill support, etc.
>> 1387
>> 1388 This option enable those enhancements which are not probed at run
>> 1389 time. If you want a generic kernel to run on all Loongson 3 machines,
>> 1390 please say 'N' here. If you want a high-performance kernel to run on
>> 1391 new Loongson 3 machines only, please say 'Y' here.
>> 1392
>> 1393 config CPU_LOONGSON2E
>> 1394 bool "Loongson 2E"
>> 1395 depends on SYS_HAS_CPU_LOONGSON2E
>> 1396 select CPU_LOONGSON2
>> 1397 help
>> 1398 The Loongson 2E processor implements the MIPS III instruction set
>> 1399 with many extensions.
>> 1400
>> 1401 It has an internal FPGA northbridge, which is compatible to
>> 1402 bonito64.
>> 1403
>> 1404 config CPU_LOONGSON2F
>> 1405 bool "Loongson 2F"
>> 1406 depends on SYS_HAS_CPU_LOONGSON2F
>> 1407 select CPU_LOONGSON2
>> 1408 select GPIOLIB
>> 1409 help
>> 1410 The Loongson 2F processor implements the MIPS III instruction set
>> 1411 with many extensions.
>> 1412
>> 1413 Loongson2F have built-in DDR2 and PCIX controller. The PCIX controller
>> 1414 have a similar programming interface with FPGA northbridge used in
>> 1415 Loongson2E.
>> 1416
>> 1417 config CPU_LOONGSON1B
>> 1418 bool "Loongson 1B"
>> 1419 depends on SYS_HAS_CPU_LOONGSON1B
>> 1420 select CPU_LOONGSON1
>> 1421 select LEDS_GPIO_REGISTER
>> 1422 help
>> 1423 The Loongson 1B is a 32-bit SoC, which implements the MIPS32
>> 1424 release 2 instruction set.
>> 1425
>> 1426 config CPU_LOONGSON1C
>> 1427 bool "Loongson 1C"
>> 1428 depends on SYS_HAS_CPU_LOONGSON1C
>> 1429 select CPU_LOONGSON1
>> 1430 select LEDS_GPIO_REGISTER
>> 1431 help
>> 1432 The Loongson 1C is a 32-bit SoC, which implements the MIPS32
>> 1433 release 2 instruction set.
>> 1434
>> 1435 config CPU_MIPS32_R1
>> 1436 bool "MIPS32 Release 1"
>> 1437 depends on SYS_HAS_CPU_MIPS32_R1
>> 1438 select CPU_HAS_PREFETCH
>> 1439 select CPU_SUPPORTS_32BIT_KERNEL
>> 1440 select CPU_SUPPORTS_HIGHMEM
>> 1441 help
>> 1442 Choose this option to build a kernel for release 1 or later of the
>> 1443 MIPS32 architecture. Most modern embedded systems with a 32-bit
>> 1444 MIPS processor are based on a MIPS32 processor. If you know the
>> 1445 specific type of processor in your system, choose those that one
>> 1446 otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system.
>> 1447 Release 2 of the MIPS32 architecture is available since several
>> 1448 years so chances are you even have a MIPS32 Release 2 processor
>> 1449 in which case you should choose CPU_MIPS32_R2 instead for better
>> 1450 performance.
>> 1451
>> 1452 config CPU_MIPS32_R2
>> 1453 bool "MIPS32 Release 2"
>> 1454 depends on SYS_HAS_CPU_MIPS32_R2
>> 1455 select CPU_HAS_PREFETCH
>> 1456 select CPU_SUPPORTS_32BIT_KERNEL
>> 1457 select CPU_SUPPORTS_HIGHMEM
>> 1458 select CPU_SUPPORTS_MSA
>> 1459 select HAVE_KVM
>> 1460 help
>> 1461 Choose this option to build a kernel for release 2 or later of the
>> 1462 MIPS32 architecture. Most modern embedded systems with a 32-bit
>> 1463 MIPS processor are based on a MIPS32 processor. If you know the
>> 1464 specific type of processor in your system, choose those that one
>> 1465 otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system.
>> 1466
>> 1467 config CPU_MIPS32_R6
>> 1468 bool "MIPS32 Release 6"
>> 1469 depends on SYS_HAS_CPU_MIPS32_R6
>> 1470 select CPU_HAS_PREFETCH
>> 1471 select CPU_SUPPORTS_32BIT_KERNEL
>> 1472 select CPU_SUPPORTS_HIGHMEM
>> 1473 select CPU_SUPPORTS_MSA
>> 1474 select GENERIC_CSUM
>> 1475 select HAVE_KVM
>> 1476 select MIPS_O32_FP64_SUPPORT
>> 1477 help
>> 1478 Choose this option to build a kernel for release 6 or later of the
>> 1479 MIPS32 architecture. New MIPS processors, starting with the Warrior
>> 1480 family, are based on a MIPS32r6 processor. If you own an older
>> 1481 processor, you probably need to select MIPS32r1 or MIPS32r2 instead.
>> 1482
>> 1483 config CPU_MIPS64_R1
>> 1484 bool "MIPS64 Release 1"
>> 1485 depends on SYS_HAS_CPU_MIPS64_R1
>> 1486 select CPU_HAS_PREFETCH
>> 1487 select CPU_SUPPORTS_32BIT_KERNEL
>> 1488 select CPU_SUPPORTS_64BIT_KERNEL
>> 1489 select CPU_SUPPORTS_HIGHMEM
>> 1490 select CPU_SUPPORTS_HUGEPAGES
>> 1491 help
>> 1492 Choose this option to build a kernel for release 1 or later of the
>> 1493 MIPS64 architecture. Many modern embedded systems with a 64-bit
>> 1494 MIPS processor are based on a MIPS64 processor. If you know the
>> 1495 specific type of processor in your system, choose those that one
>> 1496 otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system.
>> 1497 Release 2 of the MIPS64 architecture is available since several
>> 1498 years so chances are you even have a MIPS64 Release 2 processor
>> 1499 in which case you should choose CPU_MIPS64_R2 instead for better
>> 1500 performance.
>> 1501
>> 1502 config CPU_MIPS64_R2
>> 1503 bool "MIPS64 Release 2"
>> 1504 depends on SYS_HAS_CPU_MIPS64_R2
>> 1505 select CPU_HAS_PREFETCH
>> 1506 select CPU_SUPPORTS_32BIT_KERNEL
>> 1507 select CPU_SUPPORTS_64BIT_KERNEL
>> 1508 select CPU_SUPPORTS_HIGHMEM
>> 1509 select CPU_SUPPORTS_HUGEPAGES
>> 1510 select CPU_SUPPORTS_MSA
>> 1511 select HAVE_KVM
>> 1512 help
>> 1513 Choose this option to build a kernel for release 2 or later of the
>> 1514 MIPS64 architecture. Many modern embedded systems with a 64-bit
>> 1515 MIPS processor are based on a MIPS64 processor. If you know the
>> 1516 specific type of processor in your system, choose those that one
>> 1517 otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system.
>> 1518
>> 1519 config CPU_MIPS64_R6
>> 1520 bool "MIPS64 Release 6"
>> 1521 depends on SYS_HAS_CPU_MIPS64_R6
>> 1522 select CPU_HAS_PREFETCH
>> 1523 select CPU_SUPPORTS_32BIT_KERNEL
>> 1524 select CPU_SUPPORTS_64BIT_KERNEL
>> 1525 select CPU_SUPPORTS_HIGHMEM
>> 1526 select CPU_SUPPORTS_MSA
>> 1527 select GENERIC_CSUM
>> 1528 select MIPS_O32_FP64_SUPPORT if 32BIT || MIPS32_O32
>> 1529 select HAVE_KVM
>> 1530 help
>> 1531 Choose this option to build a kernel for release 6 or later of the
>> 1532 MIPS64 architecture. New MIPS processors, starting with the Warrior
>> 1533 family, are based on a MIPS64r6 processor. If you own an older
>> 1534 processor, you probably need to select MIPS64r1 or MIPS64r2 instead.
>> 1535
>> 1536 config CPU_R3000
>> 1537 bool "R3000"
>> 1538 depends on SYS_HAS_CPU_R3000
>> 1539 select CPU_HAS_WB
>> 1540 select CPU_SUPPORTS_32BIT_KERNEL
>> 1541 select CPU_SUPPORTS_HIGHMEM
>> 1542 help
>> 1543 Please make sure to pick the right CPU type. Linux/MIPS is not
>> 1544 designed to be generic, i.e. Kernels compiled for R3000 CPUs will
>> 1545 *not* work on R4000 machines and vice versa. However, since most
>> 1546 of the supported machines have an R4000 (or similar) CPU, R4x00
>> 1547 might be a safe bet. If the resulting kernel does not work,
>> 1548 try to recompile with R3000.
>> 1549
>> 1550 config CPU_TX39XX
>> 1551 bool "R39XX"
>> 1552 depends on SYS_HAS_CPU_TX39XX
>> 1553 select CPU_SUPPORTS_32BIT_KERNEL
>> 1554
>> 1555 config CPU_VR41XX
>> 1556 bool "R41xx"
>> 1557 depends on SYS_HAS_CPU_VR41XX
>> 1558 select CPU_SUPPORTS_32BIT_KERNEL
>> 1559 select CPU_SUPPORTS_64BIT_KERNEL
>> 1560 help
>> 1561 The options selects support for the NEC VR4100 series of processors.
>> 1562 Only choose this option if you have one of these processors as a
>> 1563 kernel built with this option will not run on any other type of
>> 1564 processor or vice versa.
>> 1565
>> 1566 config CPU_R4300
>> 1567 bool "R4300"
>> 1568 depends on SYS_HAS_CPU_R4300
>> 1569 select CPU_SUPPORTS_32BIT_KERNEL
>> 1570 select CPU_SUPPORTS_64BIT_KERNEL
>> 1571 help
>> 1572 MIPS Technologies R4300-series processors.
>> 1573
>> 1574 config CPU_R4X00
>> 1575 bool "R4x00"
>> 1576 depends on SYS_HAS_CPU_R4X00
>> 1577 select CPU_SUPPORTS_32BIT_KERNEL
>> 1578 select CPU_SUPPORTS_64BIT_KERNEL
>> 1579 select CPU_SUPPORTS_HUGEPAGES
>> 1580 help
>> 1581 MIPS Technologies R4000-series processors other than 4300, including
>> 1582 the R4000, R4400, R4600, and 4700.
>> 1583
>> 1584 config CPU_TX49XX
>> 1585 bool "R49XX"
>> 1586 depends on SYS_HAS_CPU_TX49XX
>> 1587 select CPU_HAS_PREFETCH
>> 1588 select CPU_SUPPORTS_32BIT_KERNEL
>> 1589 select CPU_SUPPORTS_64BIT_KERNEL
>> 1590 select CPU_SUPPORTS_HUGEPAGES
>> 1591
>> 1592 config CPU_R5000
>> 1593 bool "R5000"
>> 1594 depends on SYS_HAS_CPU_R5000
>> 1595 select CPU_SUPPORTS_32BIT_KERNEL
>> 1596 select CPU_SUPPORTS_64BIT_KERNEL
>> 1597 select CPU_SUPPORTS_HUGEPAGES
>> 1598 help
>> 1599 MIPS Technologies R5000-series processors other than the Nevada.
>> 1600
>> 1601 config CPU_R5432
>> 1602 bool "R5432"
>> 1603 depends on SYS_HAS_CPU_R5432
>> 1604 select CPU_SUPPORTS_32BIT_KERNEL
>> 1605 select CPU_SUPPORTS_64BIT_KERNEL
>> 1606 select CPU_SUPPORTS_HUGEPAGES
>> 1607
>> 1608 config CPU_R5500
>> 1609 bool "R5500"
>> 1610 depends on SYS_HAS_CPU_R5500
>> 1611 select CPU_SUPPORTS_32BIT_KERNEL
>> 1612 select CPU_SUPPORTS_64BIT_KERNEL
>> 1613 select CPU_SUPPORTS_HUGEPAGES
>> 1614 help
>> 1615 NEC VR5500 and VR5500A series processors implement 64-bit MIPS IV
>> 1616 instruction set.
>> 1617
>> 1618 config CPU_R6000
>> 1619 bool "R6000"
>> 1620 depends on SYS_HAS_CPU_R6000
>> 1621 select CPU_SUPPORTS_32BIT_KERNEL
>> 1622 help
>> 1623 MIPS Technologies R6000 and R6000A series processors. Note these
>> 1624 processors are extremely rare and the support for them is incomplete.
>> 1625
>> 1626 config CPU_NEVADA
>> 1627 bool "RM52xx"
>> 1628 depends on SYS_HAS_CPU_NEVADA
>> 1629 select CPU_SUPPORTS_32BIT_KERNEL
>> 1630 select CPU_SUPPORTS_64BIT_KERNEL
>> 1631 select CPU_SUPPORTS_HUGEPAGES
>> 1632 help
>> 1633 QED / PMC-Sierra RM52xx-series ("Nevada") processors.
>> 1634
>> 1635 config CPU_R8000
>> 1636 bool "R8000"
>> 1637 depends on SYS_HAS_CPU_R8000
>> 1638 select CPU_HAS_PREFETCH
>> 1639 select CPU_SUPPORTS_64BIT_KERNEL
84 help 1640 help
85 Select this if your implementation f !! 1641 MIPS Technologies R8000 processors. Note these processors are
86 Selecting 'N' here will allow the ke !! 1642 uncommon and the support for them is incomplete.
87 caches at relevant times. Most OpenR <<
88 through data caches. <<
89 1643
90 If unsure say N here !! 1644 config CPU_R10000
>> 1645 bool "R10000"
>> 1646 depends on SYS_HAS_CPU_R10000
>> 1647 select CPU_HAS_PREFETCH
>> 1648 select CPU_SUPPORTS_32BIT_KERNEL
>> 1649 select CPU_SUPPORTS_64BIT_KERNEL
>> 1650 select CPU_SUPPORTS_HIGHMEM
>> 1651 select CPU_SUPPORTS_HUGEPAGES
>> 1652 help
>> 1653 MIPS Technologies R10000-series processors.
91 1654
92 config OPENRISC_BUILTIN_DTB !! 1655 config CPU_RM7000
93 string "Builtin DTB" !! 1656 bool "RM7000"
94 default "" !! 1657 depends on SYS_HAS_CPU_RM7000
>> 1658 select CPU_HAS_PREFETCH
>> 1659 select CPU_SUPPORTS_32BIT_KERNEL
>> 1660 select CPU_SUPPORTS_64BIT_KERNEL
>> 1661 select CPU_SUPPORTS_HIGHMEM
>> 1662 select CPU_SUPPORTS_HUGEPAGES
>> 1663
>> 1664 config CPU_SB1
>> 1665 bool "SB1"
>> 1666 depends on SYS_HAS_CPU_SB1
>> 1667 select CPU_SUPPORTS_32BIT_KERNEL
>> 1668 select CPU_SUPPORTS_64BIT_KERNEL
>> 1669 select CPU_SUPPORTS_HIGHMEM
>> 1670 select CPU_SUPPORTS_HUGEPAGES
>> 1671 select WEAK_ORDERING
>> 1672
>> 1673 config CPU_CAVIUM_OCTEON
>> 1674 bool "Cavium Octeon processor"
>> 1675 depends on SYS_HAS_CPU_CAVIUM_OCTEON
>> 1676 select CPU_HAS_PREFETCH
>> 1677 select CPU_SUPPORTS_64BIT_KERNEL
>> 1678 select WEAK_ORDERING
>> 1679 select CPU_SUPPORTS_HIGHMEM
>> 1680 select CPU_SUPPORTS_HUGEPAGES
>> 1681 select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 1682 select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 1683 select MIPS_L1_CACHE_SHIFT_7
>> 1684 select HAVE_KVM
>> 1685 help
>> 1686 The Cavium Octeon processor is a highly integrated chip containing
>> 1687 many ethernet hardware widgets for networking tasks. The processor
>> 1688 can have up to 16 Mips64v2 cores and 8 integrated gigabit ethernets.
>> 1689 Full details can be found at http://www.caviumnetworks.com.
>> 1690
>> 1691 config CPU_BMIPS
>> 1692 bool "Broadcom BMIPS"
>> 1693 depends on SYS_HAS_CPU_BMIPS
>> 1694 select CPU_MIPS32
>> 1695 select CPU_BMIPS32_3300 if SYS_HAS_CPU_BMIPS32_3300
>> 1696 select CPU_BMIPS4350 if SYS_HAS_CPU_BMIPS4350
>> 1697 select CPU_BMIPS4380 if SYS_HAS_CPU_BMIPS4380
>> 1698 select CPU_BMIPS5000 if SYS_HAS_CPU_BMIPS5000
>> 1699 select CPU_SUPPORTS_32BIT_KERNEL
>> 1700 select DMA_NONCOHERENT
>> 1701 select IRQ_MIPS_CPU
>> 1702 select SWAP_IO_SPACE
>> 1703 select WEAK_ORDERING
>> 1704 select CPU_SUPPORTS_HIGHMEM
>> 1705 select CPU_HAS_PREFETCH
>> 1706 select CPU_SUPPORTS_CPUFREQ
>> 1707 select MIPS_EXTERNAL_TIMER
>> 1708 help
>> 1709 Support for BMIPS32/3300/4350/4380 and BMIPS5000 processors.
95 1710
96 menu "Class II Instructions" !! 1711 config CPU_XLR
>> 1712 bool "Netlogic XLR SoC"
>> 1713 depends on SYS_HAS_CPU_XLR
>> 1714 select CPU_SUPPORTS_32BIT_KERNEL
>> 1715 select CPU_SUPPORTS_64BIT_KERNEL
>> 1716 select CPU_SUPPORTS_HIGHMEM
>> 1717 select CPU_SUPPORTS_HUGEPAGES
>> 1718 select WEAK_ORDERING
>> 1719 select WEAK_REORDERING_BEYOND_LLSC
>> 1720 help
>> 1721 Netlogic Microsystems XLR/XLS processors.
97 1722
98 config OPENRISC_HAVE_INST_FF1 !! 1723 config CPU_XLP
99 bool "Have instruction l.ff1" !! 1724 bool "Netlogic XLP SoC"
>> 1725 depends on SYS_HAS_CPU_XLP
>> 1726 select CPU_SUPPORTS_32BIT_KERNEL
>> 1727 select CPU_SUPPORTS_64BIT_KERNEL
>> 1728 select CPU_SUPPORTS_HIGHMEM
>> 1729 select WEAK_ORDERING
>> 1730 select WEAK_REORDERING_BEYOND_LLSC
>> 1731 select CPU_HAS_PREFETCH
>> 1732 select CPU_MIPSR2
>> 1733 select CPU_SUPPORTS_HUGEPAGES
>> 1734 select MIPS_ASID_BITS_VARIABLE
>> 1735 help
>> 1736 Netlogic Microsystems XLP processors.
>> 1737 endchoice
>> 1738
>> 1739 config CPU_MIPS32_3_5_FEATURES
>> 1740 bool "MIPS32 Release 3.5 Features"
>> 1741 depends on SYS_HAS_CPU_MIPS32_R3_5
>> 1742 depends on CPU_MIPS32_R2 || CPU_MIPS32_R6
>> 1743 help
>> 1744 Choose this option to build a kernel for release 2 or later of the
>> 1745 MIPS32 architecture including features from the 3.5 release such as
>> 1746 support for Enhanced Virtual Addressing (EVA).
>> 1747
>> 1748 config CPU_MIPS32_3_5_EVA
>> 1749 bool "Enhanced Virtual Addressing (EVA)"
>> 1750 depends on CPU_MIPS32_3_5_FEATURES
>> 1751 select EVA
100 default y 1752 default y
101 help 1753 help
102 Select this if your implementation h !! 1754 Choose this option if you want to enable the Enhanced Virtual
>> 1755 Addressing (EVA) on your MIPS32 core (such as proAptiv).
>> 1756 One of its primary benefits is an increase in the maximum size
>> 1757 of lowmem (up to 3GB). If unsure, say 'N' here.
>> 1758
>> 1759 config CPU_MIPS32_R5_FEATURES
>> 1760 bool "MIPS32 Release 5 Features"
>> 1761 depends on SYS_HAS_CPU_MIPS32_R5
>> 1762 depends on CPU_MIPS32_R2
>> 1763 help
>> 1764 Choose this option to build a kernel for release 2 or later of the
>> 1765 MIPS32 architecture including features from release 5 such as
>> 1766 support for Extended Physical Addressing (XPA).
>> 1767
>> 1768 config CPU_MIPS32_R5_XPA
>> 1769 bool "Extended Physical Addressing (XPA)"
>> 1770 depends on CPU_MIPS32_R5_FEATURES
>> 1771 depends on !EVA
>> 1772 depends on !PAGE_SIZE_4KB
>> 1773 depends on SYS_SUPPORTS_HIGHMEM
>> 1774 select XPA
>> 1775 select HIGHMEM
>> 1776 select ARCH_PHYS_ADDR_T_64BIT
>> 1777 default n
>> 1778 help
>> 1779 Choose this option if you want to enable the Extended Physical
>> 1780 Addressing (XPA) on your MIPS32 core (such as P5600 series). The
>> 1781 benefit is to increase physical addressing equal to or greater
>> 1782 than 40 bits. Note that this has the side effect of turning on
>> 1783 64-bit addressing which in turn makes the PTEs 64-bit in size.
>> 1784 If unsure, say 'N' here.
>> 1785
>> 1786 if CPU_LOONGSON2F
>> 1787 config CPU_NOP_WORKAROUNDS
>> 1788 bool
>> 1789
>> 1790 config CPU_JUMP_WORKAROUNDS
>> 1791 bool
103 1792
104 config OPENRISC_HAVE_INST_FL1 !! 1793 config CPU_LOONGSON2F_WORKAROUNDS
105 bool "Have instruction l.fl1" !! 1794 bool "Loongson 2F Workarounds"
106 default y 1795 default y
>> 1796 select CPU_NOP_WORKAROUNDS
>> 1797 select CPU_JUMP_WORKAROUNDS
>> 1798 help
>> 1799 Loongson 2F01 / 2F02 processors have the NOP & JUMP issues which
>> 1800 require workarounds. Without workarounds the system may hang
>> 1801 unexpectedly. For more information please refer to the gas
>> 1802 -mfix-loongson2f-nop and -mfix-loongson2f-jump options.
>> 1803
>> 1804 Loongson 2F03 and later have fixed these issues and no workarounds
>> 1805 are needed. The workarounds have no significant side effect on them
>> 1806 but may decrease the performance of the system so this option should
>> 1807 be disabled unless the kernel is intended to be run on 2F01 or 2F02
>> 1808 systems.
>> 1809
>> 1810 If unsure, please say Y.
>> 1811 endif # CPU_LOONGSON2F
>> 1812
>> 1813 config SYS_SUPPORTS_ZBOOT
>> 1814 bool
>> 1815 select HAVE_KERNEL_GZIP
>> 1816 select HAVE_KERNEL_BZIP2
>> 1817 select HAVE_KERNEL_LZ4
>> 1818 select HAVE_KERNEL_LZMA
>> 1819 select HAVE_KERNEL_LZO
>> 1820 select HAVE_KERNEL_XZ
>> 1821
>> 1822 config SYS_SUPPORTS_ZBOOT_UART16550
>> 1823 bool
>> 1824 select SYS_SUPPORTS_ZBOOT
>> 1825
>> 1826 config SYS_SUPPORTS_ZBOOT_UART_PROM
>> 1827 bool
>> 1828 select SYS_SUPPORTS_ZBOOT
>> 1829
>> 1830 config CPU_LOONGSON2
>> 1831 bool
>> 1832 select CPU_SUPPORTS_32BIT_KERNEL
>> 1833 select CPU_SUPPORTS_64BIT_KERNEL
>> 1834 select CPU_SUPPORTS_HIGHMEM
>> 1835 select CPU_SUPPORTS_HUGEPAGES
>> 1836
>> 1837 config CPU_LOONGSON1
>> 1838 bool
>> 1839 select CPU_MIPS32
>> 1840 select CPU_MIPSR2
>> 1841 select CPU_HAS_PREFETCH
>> 1842 select CPU_SUPPORTS_32BIT_KERNEL
>> 1843 select CPU_SUPPORTS_HIGHMEM
>> 1844 select CPU_SUPPORTS_CPUFREQ
>> 1845
>> 1846 config CPU_BMIPS32_3300
>> 1847 select SMP_UP if SMP
>> 1848 bool
>> 1849
>> 1850 config CPU_BMIPS4350
>> 1851 bool
>> 1852 select SYS_SUPPORTS_SMP
>> 1853 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1854
>> 1855 config CPU_BMIPS4380
>> 1856 bool
>> 1857 select MIPS_L1_CACHE_SHIFT_6
>> 1858 select SYS_SUPPORTS_SMP
>> 1859 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1860 select CPU_HAS_RIXI
>> 1861
>> 1862 config CPU_BMIPS5000
>> 1863 bool
>> 1864 select MIPS_CPU_SCACHE
>> 1865 select MIPS_L1_CACHE_SHIFT_7
>> 1866 select SYS_SUPPORTS_SMP
>> 1867 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1868 select CPU_HAS_RIXI
>> 1869
>> 1870 config SYS_HAS_CPU_LOONGSON3
>> 1871 bool
>> 1872 select CPU_SUPPORTS_CPUFREQ
>> 1873 select CPU_HAS_RIXI
>> 1874
>> 1875 config SYS_HAS_CPU_LOONGSON2E
>> 1876 bool
>> 1877
>> 1878 config SYS_HAS_CPU_LOONGSON2F
>> 1879 bool
>> 1880 select CPU_SUPPORTS_CPUFREQ
>> 1881 select CPU_SUPPORTS_ADDRWINCFG if 64BIT
>> 1882 select CPU_SUPPORTS_UNCACHED_ACCELERATED
>> 1883
>> 1884 config SYS_HAS_CPU_LOONGSON1B
>> 1885 bool
>> 1886
>> 1887 config SYS_HAS_CPU_LOONGSON1C
>> 1888 bool
>> 1889
>> 1890 config SYS_HAS_CPU_MIPS32_R1
>> 1891 bool
>> 1892
>> 1893 config SYS_HAS_CPU_MIPS32_R2
>> 1894 bool
>> 1895
>> 1896 config SYS_HAS_CPU_MIPS32_R3_5
>> 1897 bool
>> 1898
>> 1899 config SYS_HAS_CPU_MIPS32_R5
>> 1900 bool
>> 1901
>> 1902 config SYS_HAS_CPU_MIPS32_R6
>> 1903 bool
>> 1904
>> 1905 config SYS_HAS_CPU_MIPS64_R1
>> 1906 bool
>> 1907
>> 1908 config SYS_HAS_CPU_MIPS64_R2
>> 1909 bool
>> 1910
>> 1911 config SYS_HAS_CPU_MIPS64_R6
>> 1912 bool
>> 1913
>> 1914 config SYS_HAS_CPU_R3000
>> 1915 bool
>> 1916
>> 1917 config SYS_HAS_CPU_TX39XX
>> 1918 bool
>> 1919
>> 1920 config SYS_HAS_CPU_VR41XX
>> 1921 bool
>> 1922
>> 1923 config SYS_HAS_CPU_R4300
>> 1924 bool
>> 1925
>> 1926 config SYS_HAS_CPU_R4X00
>> 1927 bool
>> 1928
>> 1929 config SYS_HAS_CPU_TX49XX
>> 1930 bool
>> 1931
>> 1932 config SYS_HAS_CPU_R5000
>> 1933 bool
>> 1934
>> 1935 config SYS_HAS_CPU_R5432
>> 1936 bool
>> 1937
>> 1938 config SYS_HAS_CPU_R5500
>> 1939 bool
>> 1940
>> 1941 config SYS_HAS_CPU_R6000
>> 1942 bool
>> 1943
>> 1944 config SYS_HAS_CPU_NEVADA
>> 1945 bool
>> 1946
>> 1947 config SYS_HAS_CPU_R8000
>> 1948 bool
>> 1949
>> 1950 config SYS_HAS_CPU_R10000
>> 1951 bool
>> 1952
>> 1953 config SYS_HAS_CPU_RM7000
>> 1954 bool
>> 1955
>> 1956 config SYS_HAS_CPU_SB1
>> 1957 bool
>> 1958
>> 1959 config SYS_HAS_CPU_CAVIUM_OCTEON
>> 1960 bool
>> 1961
>> 1962 config SYS_HAS_CPU_BMIPS
>> 1963 bool
>> 1964
>> 1965 config SYS_HAS_CPU_BMIPS32_3300
>> 1966 bool
>> 1967 select SYS_HAS_CPU_BMIPS
>> 1968
>> 1969 config SYS_HAS_CPU_BMIPS4350
>> 1970 bool
>> 1971 select SYS_HAS_CPU_BMIPS
>> 1972
>> 1973 config SYS_HAS_CPU_BMIPS4380
>> 1974 bool
>> 1975 select SYS_HAS_CPU_BMIPS
>> 1976
>> 1977 config SYS_HAS_CPU_BMIPS5000
>> 1978 bool
>> 1979 select SYS_HAS_CPU_BMIPS
>> 1980
>> 1981 config SYS_HAS_CPU_XLR
>> 1982 bool
>> 1983
>> 1984 config SYS_HAS_CPU_XLP
>> 1985 bool
>> 1986
>> 1987 config MIPS_MALTA_PM
>> 1988 depends on MIPS_MALTA
>> 1989 depends on PCI
>> 1990 bool
>> 1991 default y
>> 1992
>> 1993 #
>> 1994 # CPU may reorder R->R, R->W, W->R, W->W
>> 1995 # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
>> 1996 #
>> 1997 config WEAK_ORDERING
>> 1998 bool
>> 1999
>> 2000 #
>> 2001 # CPU may reorder reads and writes beyond LL/SC
>> 2002 # CPU may reorder R->LL, R->LL, W->LL, W->LL, R->SC, R->SC, W->SC, W->SC
>> 2003 #
>> 2004 config WEAK_REORDERING_BEYOND_LLSC
>> 2005 bool
>> 2006 endmenu
>> 2007
>> 2008 #
>> 2009 # These two indicate any level of the MIPS32 and MIPS64 architecture
>> 2010 #
>> 2011 config CPU_MIPS32
>> 2012 bool
>> 2013 default y if CPU_MIPS32_R1 || CPU_MIPS32_R2 || CPU_MIPS32_R6
>> 2014
>> 2015 config CPU_MIPS64
>> 2016 bool
>> 2017 default y if CPU_MIPS64_R1 || CPU_MIPS64_R2 || CPU_MIPS64_R6
>> 2018
>> 2019 #
>> 2020 # These two indicate the revision of the architecture, either Release 1 or Release 2
>> 2021 #
>> 2022 config CPU_MIPSR1
>> 2023 bool
>> 2024 default y if CPU_MIPS32_R1 || CPU_MIPS64_R1
>> 2025
>> 2026 config CPU_MIPSR2
>> 2027 bool
>> 2028 default y if CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_CAVIUM_OCTEON
>> 2029 select CPU_HAS_RIXI
>> 2030 select MIPS_SPRAM
>> 2031
>> 2032 config CPU_MIPSR6
>> 2033 bool
>> 2034 default y if CPU_MIPS32_R6 || CPU_MIPS64_R6
>> 2035 select CPU_HAS_RIXI
>> 2036 select HAVE_ARCH_BITREVERSE
>> 2037 select MIPS_ASID_BITS_VARIABLE
>> 2038 select MIPS_SPRAM
>> 2039
>> 2040 config EVA
>> 2041 bool
>> 2042
>> 2043 config XPA
>> 2044 bool
>> 2045
>> 2046 config SYS_SUPPORTS_32BIT_KERNEL
>> 2047 bool
>> 2048 config SYS_SUPPORTS_64BIT_KERNEL
>> 2049 bool
>> 2050 config CPU_SUPPORTS_32BIT_KERNEL
>> 2051 bool
>> 2052 config CPU_SUPPORTS_64BIT_KERNEL
>> 2053 bool
>> 2054 config CPU_SUPPORTS_CPUFREQ
>> 2055 bool
>> 2056 config CPU_SUPPORTS_ADDRWINCFG
>> 2057 bool
>> 2058 config CPU_SUPPORTS_HUGEPAGES
>> 2059 bool
>> 2060 config CPU_SUPPORTS_UNCACHED_ACCELERATED
>> 2061 bool
>> 2062 config MIPS_PGD_C0_CONTEXT
>> 2063 bool
>> 2064 default y if 64BIT && CPU_MIPSR2 && !CPU_XLP
>> 2065
>> 2066 #
>> 2067 # Set to y for ptrace access to watch registers.
>> 2068 #
>> 2069 config HARDWARE_WATCHPOINTS
>> 2070 bool
>> 2071 default y if CPU_MIPSR1 || CPU_MIPSR2 || CPU_MIPSR6
>> 2072
>> 2073 menu "Kernel type"
>> 2074
>> 2075 choice
>> 2076 prompt "Kernel code model"
>> 2077 help
>> 2078 You should only select this option if you have a workload that
>> 2079 actually benefits from 64-bit processing or if your machine has
>> 2080 large memory. You will only be presented a single option in this
>> 2081 menu if your system does not support both 32-bit and 64-bit kernels.
>> 2082
>> 2083 config 32BIT
>> 2084 bool "32-bit kernel"
>> 2085 depends on CPU_SUPPORTS_32BIT_KERNEL && SYS_SUPPORTS_32BIT_KERNEL
>> 2086 select TRAD_SIGNALS
>> 2087 help
>> 2088 Select this option if you want to build a 32-bit kernel.
>> 2089
>> 2090 config 64BIT
>> 2091 bool "64-bit kernel"
>> 2092 depends on CPU_SUPPORTS_64BIT_KERNEL && SYS_SUPPORTS_64BIT_KERNEL
>> 2093 help
>> 2094 Select this option if you want to build a 64-bit kernel.
>> 2095
>> 2096 endchoice
>> 2097
>> 2098 config KVM_GUEST
>> 2099 bool "KVM Guest Kernel"
>> 2100 depends on BROKEN_ON_SMP
>> 2101 help
>> 2102 Select this option if building a guest kernel for KVM (Trap & Emulate)
>> 2103 mode.
>> 2104
>> 2105 config KVM_GUEST_TIMER_FREQ
>> 2106 int "Count/Compare Timer Frequency (MHz)"
>> 2107 depends on KVM_GUEST
>> 2108 default 100
>> 2109 help
>> 2110 Set this to non-zero if building a guest kernel for KVM to skip RTC
>> 2111 emulation when determining guest CPU Frequency. Instead, the guest's
>> 2112 timer frequency is specified directly.
>> 2113
>> 2114 config MIPS_VA_BITS_48
>> 2115 bool "48 bits virtual memory"
>> 2116 depends on 64BIT
>> 2117 help
>> 2118 Support a maximum at least 48 bits of application virtual
>> 2119 memory. Default is 40 bits or less, depending on the CPU.
>> 2120 For page sizes 16k and above, this option results in a small
>> 2121 memory overhead for page tables. For 4k page size, a fourth
>> 2122 level of page tables is added which imposes both a memory
>> 2123 overhead as well as slower TLB fault handling.
>> 2124
>> 2125 If unsure, say N.
>> 2126
>> 2127 choice
>> 2128 prompt "Kernel page size"
>> 2129 default PAGE_SIZE_4KB
>> 2130
>> 2131 config PAGE_SIZE_4KB
>> 2132 bool "4kB"
>> 2133 depends on !CPU_LOONGSON2 && !CPU_LOONGSON3
>> 2134 help
>> 2135 This option select the standard 4kB Linux page size. On some
>> 2136 R3000-family processors this is the only available page size. Using
>> 2137 4kB page size will minimize memory consumption and is therefore
>> 2138 recommended for low memory systems.
>> 2139
>> 2140 config PAGE_SIZE_8KB
>> 2141 bool "8kB"
>> 2142 depends on CPU_R8000 || CPU_CAVIUM_OCTEON
>> 2143 depends on !MIPS_VA_BITS_48
>> 2144 help
>> 2145 Using 8kB page size will result in higher performance kernel at
>> 2146 the price of higher memory consumption. This option is available
>> 2147 only on R8000 and cnMIPS processors. Note that you will need a
>> 2148 suitable Linux distribution to support this.
>> 2149
>> 2150 config PAGE_SIZE_16KB
>> 2151 bool "16kB"
>> 2152 depends on !CPU_R3000 && !CPU_TX39XX
>> 2153 help
>> 2154 Using 16kB page size will result in higher performance kernel at
>> 2155 the price of higher memory consumption. This option is available on
>> 2156 all non-R3000 family processors. Note that you will need a suitable
>> 2157 Linux distribution to support this.
>> 2158
>> 2159 config PAGE_SIZE_32KB
>> 2160 bool "32kB"
>> 2161 depends on CPU_CAVIUM_OCTEON
>> 2162 depends on !MIPS_VA_BITS_48
>> 2163 help
>> 2164 Using 32kB page size will result in higher performance kernel at
>> 2165 the price of higher memory consumption. This option is available
>> 2166 only on cnMIPS cores. Note that you will need a suitable Linux
>> 2167 distribution to support this.
>> 2168
>> 2169 config PAGE_SIZE_64KB
>> 2170 bool "64kB"
>> 2171 depends on !CPU_R3000 && !CPU_TX39XX && !CPU_R6000
>> 2172 help
>> 2173 Using 64kB page size will result in higher performance kernel at
>> 2174 the price of higher memory consumption. This option is available on
>> 2175 all non-R3000 family processor. Not that at the time of this
>> 2176 writing this option is still high experimental.
>> 2177
>> 2178 endchoice
>> 2179
>> 2180 config FORCE_MAX_ZONEORDER
>> 2181 int "Maximum zone order"
>> 2182 range 14 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_64KB
>> 2183 default "14" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_64KB
>> 2184 range 13 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_32KB
>> 2185 default "13" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_32KB
>> 2186 range 12 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_16KB
>> 2187 default "12" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_16KB
>> 2188 range 11 64
>> 2189 default "11"
107 help 2190 help
108 Select this if your implementation h !! 2191 The kernel memory allocator divides physically contiguous memory
>> 2192 blocks into "zones", where each zone is a power of two number of
>> 2193 pages. This option selects the largest power of two that the kernel
>> 2194 keeps in the memory allocator. If you need to allocate very large
>> 2195 blocks of physically contiguous memory, then you may need to
>> 2196 increase this value.
>> 2197
>> 2198 This config option is actually maximum order plus one. For example,
>> 2199 a value of 11 means that the largest free memory block is 2^10 pages.
>> 2200
>> 2201 The page size is not necessarily 4KB. Keep this in mind
>> 2202 when choosing a value for this option.
>> 2203
>> 2204 config BOARD_SCACHE
>> 2205 bool
>> 2206
>> 2207 config IP22_CPU_SCACHE
>> 2208 bool
>> 2209 select BOARD_SCACHE
109 2210
110 config OPENRISC_HAVE_INST_MUL !! 2211 #
111 bool "Have instruction l.mul for hardw !! 2212 # Support for a MIPS32 / MIPS64 style S-caches
>> 2213 #
>> 2214 config MIPS_CPU_SCACHE
>> 2215 bool
>> 2216 select BOARD_SCACHE
>> 2217
>> 2218 config R5000_CPU_SCACHE
>> 2219 bool
>> 2220 select BOARD_SCACHE
>> 2221
>> 2222 config RM7000_CPU_SCACHE
>> 2223 bool
>> 2224 select BOARD_SCACHE
>> 2225
>> 2226 config SIBYTE_DMA_PAGEOPS
>> 2227 bool "Use DMA to clear/copy pages"
>> 2228 depends on CPU_SB1
>> 2229 help
>> 2230 Instead of using the CPU to zero and copy pages, use a Data Mover
>> 2231 channel. These DMA channels are otherwise unused by the standard
>> 2232 SiByte Linux port. Seems to give a small performance benefit.
>> 2233
>> 2234 config CPU_HAS_PREFETCH
>> 2235 bool
>> 2236
>> 2237 config CPU_GENERIC_DUMP_TLB
>> 2238 bool
>> 2239 default y if !(CPU_R3000 || CPU_R6000 || CPU_R8000 || CPU_TX39XX)
>> 2240
>> 2241 config CPU_R4K_FPU
>> 2242 bool
>> 2243 default y if !(CPU_R3000 || CPU_R6000 || CPU_TX39XX || CPU_CAVIUM_OCTEON)
>> 2244
>> 2245 config CPU_R4K_CACHE_TLB
>> 2246 bool
>> 2247 default y if !(CPU_R3000 || CPU_R8000 || CPU_SB1 || CPU_TX39XX || CPU_CAVIUM_OCTEON)
>> 2248
>> 2249 config MIPS_MT_SMP
>> 2250 bool "MIPS MT SMP support (1 TC on each available VPE)"
>> 2251 depends on SYS_SUPPORTS_MULTITHREADING && !CPU_MIPSR6
>> 2252 select CPU_MIPSR2_IRQ_VI
>> 2253 select CPU_MIPSR2_IRQ_EI
>> 2254 select SYNC_R4K
>> 2255 select MIPS_MT
>> 2256 select SMP
>> 2257 select SMP_UP
>> 2258 select SYS_SUPPORTS_SMP
>> 2259 select SYS_SUPPORTS_SCHED_SMT
>> 2260 select MIPS_PERF_SHARED_TC_COUNTERS
>> 2261 help
>> 2262 This is a kernel model which is known as SMVP. This is supported
>> 2263 on cores with the MT ASE and uses the available VPEs to implement
>> 2264 virtual processors which supports SMP. This is equivalent to the
>> 2265 Intel Hyperthreading feature. For further information go to
>> 2266 <http://www.imgtec.com/mips/mips-multithreading.asp>.
>> 2267
>> 2268 config MIPS_MT
>> 2269 bool
>> 2270
>> 2271 config SCHED_SMT
>> 2272 bool "SMT (multithreading) scheduler support"
>> 2273 depends on SYS_SUPPORTS_SCHED_SMT
>> 2274 default n
>> 2275 help
>> 2276 SMT scheduler support improves the CPU scheduler's decision making
>> 2277 when dealing with MIPS MT enabled cores at a cost of slightly
>> 2278 increased overhead in some places. If unsure say N here.
>> 2279
>> 2280 config SYS_SUPPORTS_SCHED_SMT
>> 2281 bool
>> 2282
>> 2283 config SYS_SUPPORTS_MULTITHREADING
>> 2284 bool
>> 2285
>> 2286 config MIPS_MT_FPAFF
>> 2287 bool "Dynamic FPU affinity for FP-intensive threads"
112 default y 2288 default y
>> 2289 depends on MIPS_MT_SMP
>> 2290
>> 2291 config MIPSR2_TO_R6_EMULATOR
>> 2292 bool "MIPS R2-to-R6 emulator"
>> 2293 depends on CPU_MIPSR6
>> 2294 default y
>> 2295 help
>> 2296 Choose this option if you want to run non-R6 MIPS userland code.
>> 2297 Even if you say 'Y' here, the emulator will still be disabled by
>> 2298 default. You can enable it using the 'mipsr2emu' kernel option.
>> 2299 The only reason this is a build-time option is to save ~14K from the
>> 2300 final kernel image.
>> 2301
>> 2302 config MIPS_VPE_LOADER
>> 2303 bool "VPE loader support."
>> 2304 depends on SYS_SUPPORTS_MULTITHREADING && MODULES
>> 2305 select CPU_MIPSR2_IRQ_VI
>> 2306 select CPU_MIPSR2_IRQ_EI
>> 2307 select MIPS_MT
113 help 2308 help
114 Select this if your implementation h !! 2309 Includes a loader for loading an elf relocatable object
>> 2310 onto another VPE and running it.
115 2311
116 config OPENRISC_HAVE_INST_DIV !! 2312 config MIPS_VPE_LOADER_CMP
117 bool "Have instruction l.div for hardw !! 2313 bool
>> 2314 default "y"
>> 2315 depends on MIPS_VPE_LOADER && MIPS_CMP
>> 2316
>> 2317 config MIPS_VPE_LOADER_MT
>> 2318 bool
>> 2319 default "y"
>> 2320 depends on MIPS_VPE_LOADER && !MIPS_CMP
>> 2321
>> 2322 config MIPS_VPE_LOADER_TOM
>> 2323 bool "Load VPE program into memory hidden from linux"
>> 2324 depends on MIPS_VPE_LOADER
118 default y 2325 default y
119 help 2326 help
120 Select this if your implementation h !! 2327 The loader can use memory that is present but has been hidden from
>> 2328 Linux using the kernel command line option "mem=xxMB". It's up to
>> 2329 you to ensure the amount you put in the option and the space your
>> 2330 program requires is less or equal to the amount physically present.
>> 2331
>> 2332 config MIPS_VPE_APSP_API
>> 2333 bool "Enable support for AP/SP API (RTLX)"
>> 2334 depends on MIPS_VPE_LOADER
>> 2335 help
121 2336
122 config OPENRISC_HAVE_INST_CMOV !! 2337 config MIPS_VPE_APSP_API_CMP
123 bool "Have instruction l.cmov for cond !! 2338 bool
>> 2339 default "y"
>> 2340 depends on MIPS_VPE_APSP_API && MIPS_CMP
>> 2341
>> 2342 config MIPS_VPE_APSP_API_MT
>> 2343 bool
>> 2344 default "y"
>> 2345 depends on MIPS_VPE_APSP_API && !MIPS_CMP
>> 2346
>> 2347 config MIPS_CMP
>> 2348 bool "MIPS CMP framework support (DEPRECATED)"
>> 2349 depends on SYS_SUPPORTS_MIPS_CMP && !CPU_MIPSR6
>> 2350 select SMP
>> 2351 select SYNC_R4K
>> 2352 select SYS_SUPPORTS_SMP
>> 2353 select WEAK_ORDERING
124 default n 2354 default n
125 help 2355 help
126 This config enables gcc to generate !! 2356 Select this if you are using a bootloader which implements the "CMP
127 the kernel which in general will imp !! 2357 framework" protocol (ie. YAMON) and want your kernel to make use of
128 binary size. !! 2358 its ability to start secondary CPUs.
>> 2359
>> 2360 Unless you have a specific need, you should use CONFIG_MIPS_CPS
>> 2361 instead of this.
>> 2362
>> 2363 config MIPS_CPS
>> 2364 bool "MIPS Coherent Processing System support"
>> 2365 depends on SYS_SUPPORTS_MIPS_CPS
>> 2366 select MIPS_CM
>> 2367 select MIPS_CPC
>> 2368 select MIPS_CPS_PM if HOTPLUG_CPU
>> 2369 select SMP
>> 2370 select SYNC_R4K if (CEVT_R4K || CSRC_R4K)
>> 2371 select SYS_SUPPORTS_HOTPLUG_CPU
>> 2372 select SYS_SUPPORTS_SMP
>> 2373 select WEAK_ORDERING
>> 2374 help
>> 2375 Select this if you wish to run an SMP kernel across multiple cores
>> 2376 within a MIPS Coherent Processing System. When this option is
>> 2377 enabled the kernel will probe for other cores and boot them with
>> 2378 no external assistance. It is safe to enable this when hardware
>> 2379 support is unavailable.
>> 2380
>> 2381 config MIPS_CPS_PM
>> 2382 depends on MIPS_CPS
>> 2383 select MIPS_CPC
>> 2384 bool
>> 2385
>> 2386 config MIPS_CM
>> 2387 bool
>> 2388
>> 2389 config MIPS_CPC
>> 2390 bool
>> 2391
>> 2392 config SB1_PASS_2_WORKAROUNDS
>> 2393 bool
>> 2394 depends on CPU_SB1 && (CPU_SB1_PASS_2_2 || CPU_SB1_PASS_2)
>> 2395 default y
129 2396
130 Select this if your implementation h !! 2397 config SB1_PASS_2_1_WORKAROUNDS
131 l.cmov conistional move instruction. !! 2398 bool
>> 2399 depends on CPU_SB1 && CPU_SB1_PASS_2
>> 2400 default y
132 2401
133 Say N if you are unsure. <<
134 2402
135 config OPENRISC_HAVE_INST_ROR !! 2403 config ARCH_PHYS_ADDR_T_64BIT
136 bool "Have instruction l.ror for rotat !! 2404 bool
137 default n !! 2405
>> 2406 choice
>> 2407 prompt "SmartMIPS or microMIPS ASE support"
>> 2408
>> 2409 config CPU_NEEDS_NO_SMARTMIPS_OR_MICROMIPS
>> 2410 bool "None"
138 help 2411 help
139 This config enables gcc to generate !! 2412 Select this if you want neither microMIPS nor SmartMIPS support
140 the kernel which in general will imp <<
141 binary size. <<
142 2413
143 Select this if your implementation h !! 2414 config CPU_HAS_SMARTMIPS
144 l.ror rotate right instruction. !! 2415 depends on SYS_SUPPORTS_SMARTMIPS
>> 2416 bool "SmartMIPS"
>> 2417 help
>> 2418 SmartMIPS is a extension of the MIPS32 architecture aimed at
>> 2419 increased security at both hardware and software level for
>> 2420 smartcards. Enabling this option will allow proper use of the
>> 2421 SmartMIPS instructions by Linux applications. However a kernel with
>> 2422 this option will not work on a MIPS core without SmartMIPS core. If
>> 2423 you don't know you probably don't have SmartMIPS and should say N
>> 2424 here.
145 2425
146 Say N if you are unsure. !! 2426 config CPU_MICROMIPS
>> 2427 depends on 32BIT && SYS_SUPPORTS_MICROMIPS && !CPU_MIPSR6
>> 2428 bool "microMIPS"
>> 2429 help
>> 2430 When this option is enabled the kernel will be built using the
>> 2431 microMIPS ISA
147 2432
148 config OPENRISC_HAVE_INST_RORI !! 2433 endchoice
149 bool "Have instruction l.rori for rota !! 2434
150 default n !! 2435 config CPU_HAS_MSA
>> 2436 bool "Support for the MIPS SIMD Architecture"
>> 2437 depends on CPU_SUPPORTS_MSA
>> 2438 depends on 64BIT || MIPS_O32_FP64_SUPPORT
151 help 2439 help
152 This config enables gcc to generate !! 2440 MIPS SIMD Architecture (MSA) introduces 128 bit wide vector registers
153 the kernel which in general will imp !! 2441 and a set of SIMD instructions to operate on them. When this option
154 binary size. !! 2442 is enabled the kernel will support allocating & switching MSA
>> 2443 vector register contexts. If you know that your kernel will only be
>> 2444 running on CPUs which do not support MSA or that your userland will
>> 2445 not be making use of it then you may wish to say N here to reduce
>> 2446 the size & complexity of your kernel.
>> 2447
>> 2448 If unsure, say Y.
155 2449
156 Select this if your implementation h !! 2450 config CPU_HAS_WB
157 l.rori rotate right with immediate i !! 2451 bool
158 2452
159 Say N if you are unsure. !! 2453 config XKS01
>> 2454 bool
160 2455
161 config OPENRISC_HAVE_INST_SEXT !! 2456 config CPU_HAS_RIXI
162 bool "Have instructions l.ext* for sig !! 2457 bool
163 default n !! 2458
>> 2459 #
>> 2460 # Vectored interrupt mode is an R2 feature
>> 2461 #
>> 2462 config CPU_MIPSR2_IRQ_VI
>> 2463 bool
>> 2464
>> 2465 #
>> 2466 # Extended interrupt mode is an R2 feature
>> 2467 #
>> 2468 config CPU_MIPSR2_IRQ_EI
>> 2469 bool
>> 2470
>> 2471 config CPU_HAS_SYNC
>> 2472 bool
>> 2473 depends on !CPU_R3000
>> 2474 default y
>> 2475
>> 2476 #
>> 2477 # CPU non-features
>> 2478 #
>> 2479 config CPU_DADDI_WORKAROUNDS
>> 2480 bool
>> 2481
>> 2482 config CPU_R4000_WORKAROUNDS
>> 2483 bool
>> 2484 select CPU_R4400_WORKAROUNDS
>> 2485
>> 2486 config CPU_R4400_WORKAROUNDS
>> 2487 bool
>> 2488
>> 2489 config MIPS_ASID_SHIFT
>> 2490 int
>> 2491 default 6 if CPU_R3000 || CPU_TX39XX
>> 2492 default 4 if CPU_R8000
>> 2493 default 0
>> 2494
>> 2495 config MIPS_ASID_BITS
>> 2496 int
>> 2497 default 0 if MIPS_ASID_BITS_VARIABLE
>> 2498 default 6 if CPU_R3000 || CPU_TX39XX
>> 2499 default 8
>> 2500
>> 2501 config MIPS_ASID_BITS_VARIABLE
>> 2502 bool
>> 2503
>> 2504 #
>> 2505 # - Highmem only makes sense for the 32-bit kernel.
>> 2506 # - The current highmem code will only work properly on physically indexed
>> 2507 # caches such as R3000, SB1, R7000 or those that look like they're virtually
>> 2508 # indexed such as R4000/R4400 SC and MC versions or R10000. So for the
>> 2509 # moment we protect the user and offer the highmem option only on machines
>> 2510 # where it's known to be safe. This will not offer highmem on a few systems
>> 2511 # such as MIPS32 and MIPS64 CPUs which may have virtual and physically
>> 2512 # indexed CPUs but we're playing safe.
>> 2513 # - We use SYS_SUPPORTS_HIGHMEM to offer highmem only for systems where we
>> 2514 # know they might have memory configurations that could make use of highmem
>> 2515 # support.
>> 2516 #
>> 2517 config HIGHMEM
>> 2518 bool "High Memory Support"
>> 2519 depends on 32BIT && CPU_SUPPORTS_HIGHMEM && SYS_SUPPORTS_HIGHMEM && !CPU_MIPS32_3_5_EVA
>> 2520
>> 2521 config CPU_SUPPORTS_HIGHMEM
>> 2522 bool
>> 2523
>> 2524 config SYS_SUPPORTS_HIGHMEM
>> 2525 bool
>> 2526
>> 2527 config SYS_SUPPORTS_SMARTMIPS
>> 2528 bool
>> 2529
>> 2530 config SYS_SUPPORTS_MICROMIPS
>> 2531 bool
>> 2532
>> 2533 config SYS_SUPPORTS_MIPS16
>> 2534 bool
164 help 2535 help
165 This config enables gcc to generate !! 2536 This option must be set if a kernel might be executed on a MIPS16-
166 the kernel which in general will imp !! 2537 enabled CPU even if MIPS16 is not actually being used. In other
167 binary size. !! 2538 words, it makes the kernel MIPS16-tolerant.
168 2539
169 Select this if your implementation h !! 2540 config CPU_SUPPORTS_MSA
170 l.exths, l.extbs, l.exthz and l.extb !! 2541 bool
171 2542
172 Say N if you are unsure. !! 2543 config ARCH_FLATMEM_ENABLE
>> 2544 def_bool y
>> 2545 depends on !NUMA && !CPU_LOONGSON2
173 2546
174 endmenu !! 2547 config ARCH_DISCONTIGMEM_ENABLE
>> 2548 bool
>> 2549 default y if SGI_IP27
>> 2550 help
>> 2551 Say Y to support efficient handling of discontiguous physical memory,
>> 2552 for architectures which are either NUMA (Non-Uniform Memory Access)
>> 2553 or have huge holes in the physical address space for other reasons.
>> 2554 See <file:Documentation/vm/numa> for more.
>> 2555
>> 2556 config ARCH_SPARSEMEM_ENABLE
>> 2557 bool
>> 2558 select SPARSEMEM_STATIC
>> 2559
>> 2560 config NUMA
>> 2561 bool "NUMA Support"
>> 2562 depends on SYS_SUPPORTS_NUMA
>> 2563 help
>> 2564 Say Y to compile the kernel to support NUMA (Non-Uniform Memory
>> 2565 Access). This option improves performance on systems with more
>> 2566 than two nodes; on two node systems it is generally better to
>> 2567 leave it disabled; on single node systems disable this option
>> 2568 disabled.
>> 2569
>> 2570 config SYS_SUPPORTS_NUMA
>> 2571 bool
>> 2572
>> 2573 config RELOCATABLE
>> 2574 bool "Relocatable kernel"
>> 2575 depends on SYS_SUPPORTS_RELOCATABLE && (CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_MIPS32_R6 || CPU_MIPS64_R6 || CAVIUM_OCTEON_SOC)
>> 2576 help
>> 2577 This builds a kernel image that retains relocation information
>> 2578 so it can be loaded someplace besides the default 1MB.
>> 2579 The relocations make the kernel binary about 15% larger,
>> 2580 but are discarded at runtime
>> 2581
>> 2582 config RELOCATION_TABLE_SIZE
>> 2583 hex "Relocation table size"
>> 2584 depends on RELOCATABLE
>> 2585 range 0x0 0x01000000
>> 2586 default "0x00100000"
>> 2587 ---help---
>> 2588 A table of relocation data will be appended to the kernel binary
>> 2589 and parsed at boot to fix up the relocated kernel.
>> 2590
>> 2591 This option allows the amount of space reserved for the table to be
>> 2592 adjusted, although the default of 1Mb should be ok in most cases.
>> 2593
>> 2594 The build will fail and a valid size suggested if this is too small.
>> 2595
>> 2596 If unsure, leave at the default value.
>> 2597
>> 2598 config RANDOMIZE_BASE
>> 2599 bool "Randomize the address of the kernel image"
>> 2600 depends on RELOCATABLE
>> 2601 ---help---
>> 2602 Randomizes the physical and virtual address at which the
>> 2603 kernel image is loaded, as a security feature that
>> 2604 deters exploit attempts relying on knowledge of the location
>> 2605 of kernel internals.
>> 2606
>> 2607 Entropy is generated using any coprocessor 0 registers available.
>> 2608
>> 2609 The kernel will be offset by up to RANDOMIZE_BASE_MAX_OFFSET.
>> 2610
>> 2611 If unsure, say N.
>> 2612
>> 2613 config RANDOMIZE_BASE_MAX_OFFSET
>> 2614 hex "Maximum kASLR offset" if EXPERT
>> 2615 depends on RANDOMIZE_BASE
>> 2616 range 0x0 0x40000000 if EVA || 64BIT
>> 2617 range 0x0 0x08000000
>> 2618 default "0x01000000"
>> 2619 ---help---
>> 2620 When kASLR is active, this provides the maximum offset that will
>> 2621 be applied to the kernel image. It should be set according to the
>> 2622 amount of physical RAM available in the target system minus
>> 2623 PHYSICAL_START and must be a power of 2.
>> 2624
>> 2625 This is limited by the size of KSEG0, 256Mb on 32-bit or 1Gb with
>> 2626 EVA or 64-bit. The default is 16Mb.
>> 2627
>> 2628 config NODES_SHIFT
>> 2629 int
>> 2630 default "6"
>> 2631 depends on NEED_MULTIPLE_NODES
>> 2632
>> 2633 config HW_PERF_EVENTS
>> 2634 bool "Enable hardware performance counter support for perf events"
>> 2635 depends on PERF_EVENTS && !OPROFILE && (CPU_MIPS32 || CPU_MIPS64 || CPU_R10000 || CPU_SB1 || CPU_CAVIUM_OCTEON || CPU_XLP || CPU_LOONGSON3)
>> 2636 default y
>> 2637 help
>> 2638 Enable hardware performance counter support for perf events. If
>> 2639 disabled, perf events will use software events only.
175 2640
176 config NR_CPUS !! 2641 source "mm/Kconfig"
177 int "Maximum number of CPUs (2-32)" <<
178 range 2 32 <<
179 depends on SMP <<
180 default "2" <<
181 2642
182 config SMP 2643 config SMP
183 bool "Symmetric Multi-Processing suppo !! 2644 bool "Multi-Processing support"
>> 2645 depends on SYS_SUPPORTS_SMP
184 help 2646 help
185 This enables support for systems wit 2647 This enables support for systems with more than one CPU. If you have
186 a system with only one CPU, say N. I 2648 a system with only one CPU, say N. If you have a system with more
187 than one CPU, say Y. 2649 than one CPU, say Y.
188 2650
>> 2651 If you say N here, the kernel will run on uni- and multiprocessor
>> 2652 machines, but will use only one CPU of a multiprocessor machine. If
>> 2653 you say Y here, the kernel will run on many, but not all,
>> 2654 uniprocessor machines. On a uniprocessor machine, the kernel
>> 2655 will run faster if you say N here.
>> 2656
>> 2657 People using multiprocessor machines who say Y here should also say
>> 2658 Y to "Enhanced Real Time Clock Support", below.
>> 2659
>> 2660 See also the SMP-HOWTO available at
>> 2661 <http://www.tldp.org/docs.html#howto>.
>> 2662
189 If you don't know what to do here, s 2663 If you don't know what to do here, say N.
190 2664
191 config FPU !! 2665 config HOTPLUG_CPU
192 bool "FPU support" !! 2666 bool "Support for hot-pluggable CPUs"
193 default y !! 2667 depends on SMP && SYS_SUPPORTS_HOTPLUG_CPU
194 help 2668 help
195 Say N here if you want to disable al !! 2669 Say Y here to allow turning CPUs off and on. CPUs can be
196 in the kernel and reduce binary size !! 2670 controlled through /sys/devices/system/cpu.
>> 2671 (Note: power management support will enable this option
>> 2672 automatically on SMP systems. )
>> 2673 Say N if you want to disable CPU hotplug.
197 2674
198 If you don't know what to do here, s !! 2675 config SMP_UP
>> 2676 bool
199 2677
200 source "kernel/Kconfig.hz" !! 2678 config SYS_SUPPORTS_MIPS_CMP
>> 2679 bool
201 2680
202 config OPENRISC_NO_SPR_SR_DSX !! 2681 config SYS_SUPPORTS_MIPS_CPS
203 bool "use SPR_SR_DSX software emulatio !! 2682 bool
204 default y !! 2683
>> 2684 config SYS_SUPPORTS_SMP
>> 2685 bool
>> 2686
>> 2687 config NR_CPUS_DEFAULT_4
>> 2688 bool
>> 2689
>> 2690 config NR_CPUS_DEFAULT_8
>> 2691 bool
>> 2692
>> 2693 config NR_CPUS_DEFAULT_16
>> 2694 bool
>> 2695
>> 2696 config NR_CPUS_DEFAULT_32
>> 2697 bool
>> 2698
>> 2699 config NR_CPUS_DEFAULT_64
>> 2700 bool
>> 2701
>> 2702 config NR_CPUS
>> 2703 int "Maximum number of CPUs (2-256)"
>> 2704 range 2 256
>> 2705 depends on SMP
>> 2706 default "4" if NR_CPUS_DEFAULT_4
>> 2707 default "8" if NR_CPUS_DEFAULT_8
>> 2708 default "16" if NR_CPUS_DEFAULT_16
>> 2709 default "32" if NR_CPUS_DEFAULT_32
>> 2710 default "64" if NR_CPUS_DEFAULT_64
205 help 2711 help
206 SPR_SR_DSX bit is status register bi !! 2712 This allows you to specify the maximum number of CPUs which this
207 the last exception has happened in d !! 2713 kernel will support. The maximum supported value is 32 for 32-bit
>> 2714 kernel and 64 for 64-bit kernels; the minimum value which makes
>> 2715 sense is 1 for Qemu (useful only for kernel debugging purposes)
>> 2716 and 2 for all others.
>> 2717
>> 2718 This is purely to save memory - each supported CPU adds
>> 2719 approximately eight kilobytes to the kernel image. For best
>> 2720 performance should round up your number of processors to the next
>> 2721 power of two.
208 2722
209 OpenRISC architecture makes it optio !! 2723 config MIPS_PERF_SHARED_TC_COUNTERS
210 in hardware and the OR1200 does not !! 2724 bool
211 2725
212 Say N here if you know that your Ope !! 2726 #
213 SPR_SR_DSX bit implemented. Say Y if !! 2727 # Timer Interrupt Frequency Configuration
>> 2728 #
214 2729
215 config OPENRISC_HAVE_SHADOW_GPRS !! 2730 choice
216 bool "Support for shadow gpr files" if !! 2731 prompt "Timer frequency"
217 default y if SMP !! 2732 default HZ_250
218 help 2733 help
219 Say Y here if your OpenRISC processo !! 2734 Allows the configuration of the timer frequency.
220 register files. They will in such ca !! 2735
221 scratch reg storage on exception ent !! 2736 config HZ_24
>> 2737 bool "24 HZ" if SYS_SUPPORTS_24HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2738
>> 2739 config HZ_48
>> 2740 bool "48 HZ" if SYS_SUPPORTS_48HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2741
>> 2742 config HZ_100
>> 2743 bool "100 HZ" if SYS_SUPPORTS_100HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2744
>> 2745 config HZ_128
>> 2746 bool "128 HZ" if SYS_SUPPORTS_128HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2747
>> 2748 config HZ_250
>> 2749 bool "250 HZ" if SYS_SUPPORTS_250HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2750
>> 2751 config HZ_256
>> 2752 bool "256 HZ" if SYS_SUPPORTS_256HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2753
>> 2754 config HZ_1000
>> 2755 bool "1000 HZ" if SYS_SUPPORTS_1000HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2756
>> 2757 config HZ_1024
>> 2758 bool "1024 HZ" if SYS_SUPPORTS_1024HZ || SYS_SUPPORTS_ARBIT_HZ
>> 2759
>> 2760 endchoice
222 2761
223 On SMP systems, this feature is mand !! 2762 config SYS_SUPPORTS_24HZ
224 On a unicore system it's safe to say !! 2763 bool
225 2764
226 config CMDLINE !! 2765 config SYS_SUPPORTS_48HZ
227 string "Default kernel command string" !! 2766 bool
228 default "" !! 2767
>> 2768 config SYS_SUPPORTS_100HZ
>> 2769 bool
>> 2770
>> 2771 config SYS_SUPPORTS_128HZ
>> 2772 bool
>> 2773
>> 2774 config SYS_SUPPORTS_250HZ
>> 2775 bool
>> 2776
>> 2777 config SYS_SUPPORTS_256HZ
>> 2778 bool
>> 2779
>> 2780 config SYS_SUPPORTS_1000HZ
>> 2781 bool
>> 2782
>> 2783 config SYS_SUPPORTS_1024HZ
>> 2784 bool
>> 2785
>> 2786 config SYS_SUPPORTS_ARBIT_HZ
>> 2787 bool
>> 2788 default y if !SYS_SUPPORTS_24HZ && \
>> 2789 !SYS_SUPPORTS_48HZ && \
>> 2790 !SYS_SUPPORTS_100HZ && \
>> 2791 !SYS_SUPPORTS_128HZ && \
>> 2792 !SYS_SUPPORTS_250HZ && \
>> 2793 !SYS_SUPPORTS_256HZ && \
>> 2794 !SYS_SUPPORTS_1000HZ && \
>> 2795 !SYS_SUPPORTS_1024HZ
>> 2796
>> 2797 config HZ
>> 2798 int
>> 2799 default 24 if HZ_24
>> 2800 default 48 if HZ_48
>> 2801 default 100 if HZ_100
>> 2802 default 128 if HZ_128
>> 2803 default 250 if HZ_250
>> 2804 default 256 if HZ_256
>> 2805 default 1000 if HZ_1000
>> 2806 default 1024 if HZ_1024
>> 2807
>> 2808 config SCHED_HRTICK
>> 2809 def_bool HIGH_RES_TIMERS
>> 2810
>> 2811 source "kernel/Kconfig.preempt"
>> 2812
>> 2813 config KEXEC
>> 2814 bool "Kexec system call"
>> 2815 select KEXEC_CORE
229 help 2816 help
230 On some architectures there is curre !! 2817 kexec is a system call that implements the ability to shutdown your
231 to pass arguments to the kernel. For !! 2818 current kernel, and to start another kernel. It is like a reboot
232 supply some command-line options at !! 2819 but it is independent of the system firmware. And like a reboot
233 here. !! 2820 you can start any kernel with it, not just Linux.
>> 2821
>> 2822 The name comes from the similarity to the exec system call.
>> 2823
>> 2824 It is an ongoing process to be certain the hardware in a machine
>> 2825 is properly shutdown, so do not be surprised if this code does not
>> 2826 initially work for you. As of this writing the exact hardware
>> 2827 interface is strongly in flux, so no good recommendation can be
>> 2828 made.
>> 2829
>> 2830 config CRASH_DUMP
>> 2831 bool "Kernel crash dumps"
>> 2832 help
>> 2833 Generate crash dump after being started by kexec.
>> 2834 This should be normally only set in special crash dump kernels
>> 2835 which are loaded in the main kernel with kexec-tools into
>> 2836 a specially reserved region and then later executed after
>> 2837 a crash by kdump/kexec. The crash dump kernel must be compiled
>> 2838 to a memory address not used by the main kernel or firmware using
>> 2839 PHYSICAL_START.
>> 2840
>> 2841 config PHYSICAL_START
>> 2842 hex "Physical address where the kernel is loaded"
>> 2843 default "0xffffffff84000000" if 64BIT
>> 2844 default "0x84000000" if 32BIT
>> 2845 depends on CRASH_DUMP
>> 2846 help
>> 2847 This gives the CKSEG0 or KSEG0 address where the kernel is loaded.
>> 2848 If you plan to use kernel for capturing the crash dump change
>> 2849 this value to start of the reserved region (the "X" value as
>> 2850 specified in the "crashkernel=YM@XM" command line boot parameter
>> 2851 passed to the panic-ed kernel).
>> 2852
>> 2853 config SECCOMP
>> 2854 bool "Enable seccomp to safely compute untrusted bytecode"
>> 2855 depends on PROC_FS
>> 2856 default y
>> 2857 help
>> 2858 This kernel feature is useful for number crunching applications
>> 2859 that may need to compute untrusted bytecode during their
>> 2860 execution. By using pipes or other transports made available to
>> 2861 the process as file descriptors supporting the read/write
>> 2862 syscalls, it's possible to isolate those applications in
>> 2863 their own address space using seccomp. Once seccomp is
>> 2864 enabled via /proc/<pid>/seccomp, it cannot be disabled
>> 2865 and the task is only allowed to execute a few safe syscalls
>> 2866 defined by each seccomp mode.
>> 2867
>> 2868 If unsure, say Y. Only embedded should say N here.
>> 2869
>> 2870 config MIPS_O32_FP64_SUPPORT
>> 2871 bool "Support for O32 binaries using 64-bit FP"
>> 2872 depends on 32BIT || MIPS32_O32
>> 2873 help
>> 2874 When this is enabled, the kernel will support use of 64-bit floating
>> 2875 point registers with binaries using the O32 ABI along with the
>> 2876 EF_MIPS_FP64 ELF header flag (typically built with -mfp64). On
>> 2877 32-bit MIPS systems this support is at the cost of increasing the
>> 2878 size and complexity of the compiled FPU emulator. Thus if you are
>> 2879 running a MIPS32 system and know that none of your userland binaries
>> 2880 will require 64-bit floating point, you may wish to reduce the size
>> 2881 of your kernel & potentially improve FP emulation performance by
>> 2882 saying N here.
>> 2883
>> 2884 Although binutils currently supports use of this flag the details
>> 2885 concerning its effect upon the O32 ABI in userland are still being
>> 2886 worked on. In order to avoid userland becoming dependant upon current
>> 2887 behaviour before the details have been finalised, this option should
>> 2888 be considered experimental and only enabled by those working upon
>> 2889 said details.
>> 2890
>> 2891 If unsure, say N.
>> 2892
>> 2893 config USE_OF
>> 2894 bool
>> 2895 select OF
>> 2896 select OF_EARLY_FLATTREE
>> 2897 select IRQ_DOMAIN
>> 2898
>> 2899 config BUILTIN_DTB
>> 2900 bool
>> 2901
>> 2902 choice
>> 2903 prompt "Kernel appended dtb support" if USE_OF
>> 2904 default MIPS_NO_APPENDED_DTB
>> 2905
>> 2906 config MIPS_NO_APPENDED_DTB
>> 2907 bool "None"
>> 2908 help
>> 2909 Do not enable appended dtb support.
>> 2910
>> 2911 config MIPS_ELF_APPENDED_DTB
>> 2912 bool "vmlinux"
>> 2913 help
>> 2914 With this option, the boot code will look for a device tree binary
>> 2915 DTB) included in the vmlinux ELF section .appended_dtb. By default
>> 2916 it is empty and the DTB can be appended using binutils command
>> 2917 objcopy:
>> 2918
>> 2919 objcopy --update-section .appended_dtb=<filename>.dtb vmlinux
>> 2920
>> 2921 This is meant as a backward compatiblity convenience for those
>> 2922 systems with a bootloader that can't be upgraded to accommodate
>> 2923 the documented boot protocol using a device tree.
>> 2924
>> 2925 config MIPS_RAW_APPENDED_DTB
>> 2926 bool "vmlinux.bin or vmlinuz.bin"
>> 2927 help
>> 2928 With this option, the boot code will look for a device tree binary
>> 2929 DTB) appended to raw vmlinux.bin or vmlinuz.bin.
>> 2930 (e.g. cat vmlinux.bin <filename>.dtb > vmlinux_w_dtb).
>> 2931
>> 2932 This is meant as a backward compatibility convenience for those
>> 2933 systems with a bootloader that can't be upgraded to accommodate
>> 2934 the documented boot protocol using a device tree.
>> 2935
>> 2936 Beware that there is very little in terms of protection against
>> 2937 this option being confused by leftover garbage in memory that might
>> 2938 look like a DTB header after a reboot if no actual DTB is appended
>> 2939 to vmlinux.bin. Do not leave this option active in a production kernel
>> 2940 if you don't intend to always append a DTB.
>> 2941 endchoice
>> 2942
>> 2943 choice
>> 2944 prompt "Kernel command line type" if !CMDLINE_OVERRIDE
>> 2945 default MIPS_CMDLINE_FROM_DTB if USE_OF && !ATH79 && !MACH_INGENIC && \
>> 2946 !MIPS_MALTA && \
>> 2947 !CAVIUM_OCTEON_SOC
>> 2948 default MIPS_CMDLINE_FROM_BOOTLOADER
>> 2949
>> 2950 config MIPS_CMDLINE_FROM_DTB
>> 2951 depends on USE_OF
>> 2952 bool "Dtb kernel arguments if available"
>> 2953
>> 2954 config MIPS_CMDLINE_DTB_EXTEND
>> 2955 depends on USE_OF
>> 2956 bool "Extend dtb kernel arguments with bootloader arguments"
>> 2957
>> 2958 config MIPS_CMDLINE_FROM_BOOTLOADER
>> 2959 bool "Bootloader kernel arguments if available"
>> 2960
>> 2961 config MIPS_CMDLINE_BUILTIN_EXTEND
>> 2962 depends on CMDLINE_BOOL
>> 2963 bool "Extend builtin kernel arguments with bootloader arguments"
>> 2964 endchoice
>> 2965
>> 2966 endmenu
>> 2967
>> 2968 config LOCKDEP_SUPPORT
>> 2969 bool
>> 2970 default y
>> 2971
>> 2972 config STACKTRACE_SUPPORT
>> 2973 bool
>> 2974 default y
>> 2975
>> 2976 config HAVE_LATENCYTOP_SUPPORT
>> 2977 bool
>> 2978 default y
234 2979
235 menu "Debugging options" !! 2980 config PGTABLE_LEVELS
>> 2981 int
>> 2982 default 4 if PAGE_SIZE_4KB && MIPS_VA_BITS_48
>> 2983 default 3 if 64BIT && !PAGE_SIZE_64KB
>> 2984 default 2
>> 2985
>> 2986 source "init/Kconfig"
>> 2987
>> 2988 source "kernel/Kconfig.freezer"
>> 2989
>> 2990 menu "Bus options (PCI, PCMCIA, EISA, ISA, TC)"
>> 2991
>> 2992 config HW_HAS_EISA
>> 2993 bool
>> 2994 config HW_HAS_PCI
>> 2995 bool
>> 2996
>> 2997 config PCI
>> 2998 bool "Support for PCI controller"
>> 2999 depends on HW_HAS_PCI
>> 3000 select PCI_DOMAINS
>> 3001 help
>> 3002 Find out whether you have a PCI motherboard. PCI is the name of a
>> 3003 bus system, i.e. the way the CPU talks to the other stuff inside
>> 3004 your box. Other bus systems are ISA, EISA, or VESA. If you have PCI,
>> 3005 say Y, otherwise N.
236 3006
237 config JUMP_UPON_UNHANDLED_EXCEPTION !! 3007 config HT_PCI
238 bool "Try to die gracefully" !! 3008 bool "Support for HT-linked PCI"
239 default y 3009 default y
>> 3010 depends on CPU_LOONGSON3
>> 3011 select PCI
>> 3012 select PCI_DOMAINS
240 help 3013 help
241 Now this puts kernel into infinite l !! 3014 Loongson family machines use Hyper-Transport bus for inter-core
242 your kernel crashes this doesn't hav !! 3015 connection and device connection. The PCI bus is a subordinate
>> 3016 linked at HT. Choose Y for Loongson-3 based machines.
>> 3017
>> 3018 config PCI_DOMAINS
>> 3019 bool
>> 3020
>> 3021 config PCI_DOMAINS_GENERIC
>> 3022 bool
>> 3023
>> 3024 config PCI_DRIVERS_GENERIC
>> 3025 select PCI_DOMAINS_GENERIC if PCI_DOMAINS
>> 3026 bool
243 3027
244 Say Y if you are unsure. !! 3028 config PCI_DRIVERS_LEGACY
>> 3029 def_bool !PCI_DRIVERS_GENERIC
>> 3030 select NO_GENERIC_PCI_IOPORT_MAP
245 3031
246 config OPENRISC_ESR_EXCEPTION_BUG_CHECK !! 3032 source "drivers/pci/Kconfig"
247 bool "Check for possible ESR exception !! 3033
>> 3034 #
>> 3035 # ISA support is now enabled via select. Too many systems still have the one
>> 3036 # or other ISA chip on the board that users don't know about so don't expect
>> 3037 # users to choose the right thing ...
>> 3038 #
>> 3039 config ISA
>> 3040 bool
>> 3041
>> 3042 config EISA
>> 3043 bool "EISA support"
>> 3044 depends on HW_HAS_EISA
>> 3045 select ISA
>> 3046 select GENERIC_ISA_DMA
>> 3047 ---help---
>> 3048 The Extended Industry Standard Architecture (EISA) bus was
>> 3049 developed as an open alternative to the IBM MicroChannel bus.
>> 3050
>> 3051 The EISA bus provided some of the features of the IBM MicroChannel
>> 3052 bus while maintaining backward compatibility with cards made for
>> 3053 the older ISA bus. The EISA bus saw limited use between 1988 and
>> 3054 1995 when it was made obsolete by the PCI bus.
>> 3055
>> 3056 Say Y here if you are building a kernel for an EISA-based machine.
>> 3057
>> 3058 Otherwise, say N.
>> 3059
>> 3060 source "drivers/eisa/Kconfig"
>> 3061
>> 3062 config TC
>> 3063 bool "TURBOchannel support"
>> 3064 depends on MACH_DECSTATION
>> 3065 help
>> 3066 TURBOchannel is a DEC (now Compaq (now HP)) bus for Alpha and MIPS
>> 3067 processors. TURBOchannel programming specifications are available
>> 3068 at:
>> 3069 <ftp://ftp.hp.com/pub/alphaserver/archive/triadd/>
>> 3070 and:
>> 3071 <http://www.computer-refuge.org/classiccmp/ftp.digital.com/pub/DEC/TriAdd/>
>> 3072 Linux driver support status is documented at:
>> 3073 <http://www.linux-mips.org/wiki/DECstation>
>> 3074
>> 3075 config MMU
>> 3076 bool
>> 3077 default y
>> 3078
>> 3079 config ARCH_MMAP_RND_BITS_MIN
>> 3080 default 12 if 64BIT
>> 3081 default 8
>> 3082
>> 3083 config ARCH_MMAP_RND_BITS_MAX
>> 3084 default 18 if 64BIT
>> 3085 default 15
>> 3086
>> 3087 config ARCH_MMAP_RND_COMPAT_BITS_MIN
>> 3088 default 8
>> 3089
>> 3090 config ARCH_MMAP_RND_COMPAT_BITS_MAX
>> 3091 default 15
>> 3092
>> 3093 config I8253
>> 3094 bool
>> 3095 select CLKSRC_I8253
>> 3096 select CLKEVT_I8253
>> 3097 select MIPS_EXTERNAL_TIMER
>> 3098
>> 3099 config ZONE_DMA
>> 3100 bool
>> 3101
>> 3102 config ZONE_DMA32
>> 3103 bool
>> 3104
>> 3105 source "drivers/pcmcia/Kconfig"
>> 3106
>> 3107 config RAPIDIO
>> 3108 tristate "RapidIO support"
>> 3109 depends on PCI
248 default n 3110 default n
249 help 3111 help
250 This option enables some checks that !! 3112 If you say Y here, the kernel will include drivers and
251 in kernel. !! 3113 infrastructure code to support RapidIO interconnect devices.
252 3114
253 Say N if you are unsure. !! 3115 source "drivers/rapidio/Kconfig"
254 3116
255 endmenu 3117 endmenu
256 3118
>> 3119 menu "Executable file formats"
>> 3120
>> 3121 source "fs/Kconfig.binfmt"
>> 3122
>> 3123 config TRAD_SIGNALS
>> 3124 bool
>> 3125
>> 3126 config MIPS32_COMPAT
>> 3127 bool
>> 3128
>> 3129 config COMPAT
>> 3130 bool
>> 3131
>> 3132 config SYSVIPC_COMPAT
>> 3133 bool
>> 3134
>> 3135 config MIPS32_O32
>> 3136 bool "Kernel support for o32 binaries"
>> 3137 depends on 64BIT
>> 3138 select ARCH_WANT_OLD_COMPAT_IPC
>> 3139 select COMPAT
>> 3140 select MIPS32_COMPAT
>> 3141 select SYSVIPC_COMPAT if SYSVIPC
>> 3142 help
>> 3143 Select this option if you want to run o32 binaries. These are pure
>> 3144 32-bit binaries as used by the 32-bit Linux/MIPS port. Most of
>> 3145 existing binaries are in this format.
>> 3146
>> 3147 If unsure, say Y.
>> 3148
>> 3149 config MIPS32_N32
>> 3150 bool "Kernel support for n32 binaries"
>> 3151 depends on 64BIT
>> 3152 select COMPAT
>> 3153 select MIPS32_COMPAT
>> 3154 select SYSVIPC_COMPAT if SYSVIPC
>> 3155 help
>> 3156 Select this option if you want to run n32 binaries. These are
>> 3157 64-bit binaries using 32-bit quantities for addressing and certain
>> 3158 data that would normally be 64-bit. They are used in special
>> 3159 cases.
>> 3160
>> 3161 If unsure, say N.
>> 3162
>> 3163 config BINFMT_ELF32
>> 3164 bool
>> 3165 default y if MIPS32_O32 || MIPS32_N32
>> 3166 select ELFCORE
>> 3167
>> 3168 endmenu
>> 3169
>> 3170 menu "Power management options"
>> 3171
>> 3172 config ARCH_HIBERNATION_POSSIBLE
>> 3173 def_bool y
>> 3174 depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP
>> 3175
>> 3176 config ARCH_SUSPEND_POSSIBLE
>> 3177 def_bool y
>> 3178 depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP
>> 3179
>> 3180 source "kernel/power/Kconfig"
>> 3181
>> 3182 endmenu
>> 3183
>> 3184 config MIPS_EXTERNAL_TIMER
>> 3185 bool
>> 3186
>> 3187 menu "CPU Power Management"
>> 3188
>> 3189 if CPU_SUPPORTS_CPUFREQ && MIPS_EXTERNAL_TIMER
>> 3190 source "drivers/cpufreq/Kconfig"
>> 3191 endif
>> 3192
>> 3193 source "drivers/cpuidle/Kconfig"
>> 3194
257 endmenu 3195 endmenu
>> 3196
>> 3197 source "net/Kconfig"
>> 3198
>> 3199 source "drivers/Kconfig"
>> 3200
>> 3201 source "drivers/firmware/Kconfig"
>> 3202
>> 3203 source "fs/Kconfig"
>> 3204
>> 3205 source "arch/mips/Kconfig.debug"
>> 3206
>> 3207 source "security/Kconfig"
>> 3208
>> 3209 source "crypto/Kconfig"
>> 3210
>> 3211 source "lib/Kconfig"
>> 3212
>> 3213 source "arch/mips/kvm/Kconfig"
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.