~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/openrisc/kernel/dma.c

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/openrisc/kernel/dma.c (Version linux-6.12-rc7) and /arch/alpha/kernel/dma.c (Version linux-6.6.60)


  1 // SPDX-License-Identifier: GPL-2.0-or-later        1 
  2 /*                                                
  3  * OpenRISC Linux                                 
  4  *                                                
  5  * Linux architectural port borrowing liberall    
  6  * others.  All original copyrights apply as p    
  7  * declaration.                                   
  8  *                                                
  9  * Modifications for the OpenRISC architecture    
 10  * Copyright (C) 2003 Matjaz Breskvar <phoenix    
 11  * Copyright (C) 2010-2011 Jonas Bonn <jonas@s    
 12  *                                                
 13  * DMA mapping callbacks...                       
 14  */                                               
 15                                                   
 16 #include <linux/dma-map-ops.h>                    
 17 #include <linux/pagewalk.h>                       
 18                                                   
 19 #include <asm/cpuinfo.h>                          
 20 #include <asm/spr_defs.h>                         
 21 #include <asm/tlbflush.h>                         
 22                                                   
 23 static int                                        
 24 page_set_nocache(pte_t *pte, unsigned long add    
 25                  unsigned long next, struct mm    
 26 {                                                 
 27         unsigned long cl;                         
 28         struct cpuinfo_or1k *cpuinfo = &cpuinf    
 29                                                   
 30         pte_val(*pte) |= _PAGE_CI;                
 31                                                   
 32         /*                                        
 33          * Flush the page out of the TLB so th    
 34          * picked up next time there's an acce    
 35          */                                       
 36         flush_tlb_kernel_range(addr, addr + PA    
 37                                                   
 38         /* Flush page out of dcache */            
 39         for (cl = __pa(addr); cl < __pa(next);    
 40                 mtspr(SPR_DCBFR, cl);             
 41                                                   
 42         return 0;                                 
 43 }                                                 
 44                                                   
 45 static const struct mm_walk_ops set_nocache_wa    
 46         .pte_entry              = page_set_noc    
 47 };                                                
 48                                                   
 49 static int                                        
 50 page_clear_nocache(pte_t *pte, unsigned long a    
 51                    unsigned long next, struct     
 52 {                                                 
 53         pte_val(*pte) &= ~_PAGE_CI;               
 54                                                   
 55         /*                                        
 56          * Flush the page out of the TLB so th    
 57          * picked up next time there's an acce    
 58          */                                       
 59         flush_tlb_kernel_range(addr, addr + PA    
 60                                                   
 61         return 0;                                 
 62 }                                                 
 63                                                   
 64 static const struct mm_walk_ops clear_nocache_    
 65         .pte_entry              = page_clear_n    
 66 };                                                
 67                                                   
 68 void *arch_dma_set_uncached(void *cpu_addr, si    
 69 {                                                 
 70         unsigned long va = (unsigned long)cpu_    
 71         int error;                                
 72                                                   
 73         /*                                        
 74          * We need to iterate through the page    
 75          * them and setting the cache-inhibit     
 76          */                                       
 77         mmap_write_lock(&init_mm);                
 78         error = walk_page_range_novma(&init_mm    
 79                         &set_nocache_walk_ops,    
 80         mmap_write_unlock(&init_mm);              
 81                                                   
 82         if (error)                                
 83                 return ERR_PTR(error);            
 84         return cpu_addr;                          
 85 }                                                 
 86                                                   
 87 void arch_dma_clear_uncached(void *cpu_addr, s    
 88 {                                                 
 89         unsigned long va = (unsigned long)cpu_    
 90                                                   
 91         mmap_write_lock(&init_mm);                
 92         /* walk_page_range shouldn't be able t    
 93         WARN_ON(walk_page_range_novma(&init_mm    
 94                         &clear_nocache_walk_op    
 95         mmap_write_unlock(&init_mm);              
 96 }                                                 
 97                                                   
 98 void arch_sync_dma_for_device(phys_addr_t addr    
 99                 enum dma_data_direction dir)      
100 {                                                 
101         unsigned long cl;                         
102         struct cpuinfo_or1k *cpuinfo = &cpuinf    
103                                                   
104         switch (dir) {                            
105         case DMA_TO_DEVICE:                       
106                 /* Flush the dcache for the re    
107                 for (cl = addr; cl < addr + si    
108                      cl += cpuinfo->dcache_blo    
109                         mtspr(SPR_DCBFR, cl);     
110                 break;                            
111         case DMA_FROM_DEVICE:                     
112                 /* Invalidate the dcache for t    
113                 for (cl = addr; cl < addr + si    
114                      cl += cpuinfo->dcache_blo    
115                         mtspr(SPR_DCBIR, cl);     
116                 break;                            
117         default:                                  
118                 /*                                
119                  * NOTE: If dir == DMA_BIDIREC    
120                  * flush nor invalidate the ca    
121                  * to be manually synced anywa    
122                  */                               
123                 break;                            
124         }                                         
125 }                                                 
126                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php