~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/powerpc/boot/dts/fsl/cyrus_p5020.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/powerpc/boot/dts/fsl/cyrus_p5020.dts (Architecture i386) and /arch/sparc/boot/dts/fsl/cyrus_p5020.dts (Architecture sparc)


  1 // SPDX-License-Identifier: GPL-2.0-or-later      
  2 /*                                                
  3  * Cyrus 5020 Device Tree Source, based on p50    
  4  *                                                
  5  * Copyright 2015 Andy Fleming                    
  6  *                                                
  7  * p5020ds.dts copyright:                         
  8  * Copyright 2010 - 2014 Freescale Semiconduct    
  9  */                                               
 10                                                   
 11 /include/ "p5020si-pre.dtsi"                      
 12                                                   
 13 / {                                               
 14         model = "varisys,CYRUS";                  
 15         compatible = "varisys,CYRUS";             
 16         #address-cells = <2>;                     
 17         #size-cells = <2>;                        
 18         interrupt-parent = <&mpic>;               
 19                                                   
 20         memory {                                  
 21                 device_type = "memory";           
 22         };                                        
 23                                                   
 24         reserved-memory {                         
 25                 #address-cells = <2>;             
 26                 #size-cells = <2>;                
 27                 ranges;                           
 28                                                   
 29                 bman_fbpr: bman-fbpr {            
 30                         size = <0 0x1000000>;     
 31                         alignment = <0 0x10000    
 32                 };                                
 33                 qman_fqd: qman-fqd {              
 34                         size = <0 0x400000>;      
 35                         alignment = <0 0x40000    
 36                 };                                
 37                 qman_pfdr: qman-pfdr {            
 38                         size = <0 0x2000000>;     
 39                         alignment = <0 0x20000    
 40                 };                                
 41         };                                        
 42                                                   
 43         dcsr: dcsr@f00000000 {                    
 44                 ranges = <0x00000000 0xf 0x000    
 45         };                                        
 46                                                   
 47         bportals: bman-portals@ff4000000 {        
 48                 ranges = <0x0 0xf 0xf4000000 0    
 49         };                                        
 50                                                   
 51         qportals: qman-portals@ff4200000 {        
 52                 ranges = <0x0 0xf 0xf4200000 0    
 53         };                                        
 54                                                   
 55         soc: soc@ffe000000 {                      
 56                 ranges = <0x00000000 0xf 0xfe0    
 57                 reg = <0xf 0xfe000000 0 0x0000    
 58                 spi@110000 {                      
 59                 };                                
 60                                                   
 61                 i2c@118100 {                      
 62                 };                                
 63                                                   
 64                 i2c@119100 {                      
 65                         rtc@6f {                  
 66                                 compatible = "    
 67                                 reg = <0x6f>;     
 68                         };                        
 69                 };                                
 70         };                                        
 71                                                   
 72         rio: rapidio@ffe0c0000 {                  
 73                 reg = <0xf 0xfe0c0000 0 0x1100    
 74                                                   
 75                 port1 {                           
 76                         ranges = <0 0 0xc 0x20    
 77                 };                                
 78                 port2 {                           
 79                         ranges = <0 0 0xc 0x30    
 80                 };                                
 81         };                                        
 82                                                   
 83         lbc: localbus@ffe124000 {                 
 84                 reg = <0xf 0xfe124000 0 0x1000    
 85                 ranges = <0 0 0xf 0xe8000000 0    
 86                           2 0 0xf 0xffa00000 0    
 87                           3 0 0xf 0xffdf0000 0    
 88         };                                        
 89                                                   
 90         pci0: pcie@ffe200000 {                    
 91                 reg = <0xf 0xfe200000 0 0x1000    
 92                 ranges = <0x02000000 0 0xe0000    
 93                           0x01000000 0 0x00000    
 94                 pcie@0 {                          
 95                         ranges = <0x02000000 0    
 96                                   0x02000000 0    
 97                                   0 0x20000000    
 98                                                   
 99                                   0x01000000 0    
100                                   0x01000000 0    
101                                   0 0x00010000    
102                 };                                
103         };                                        
104                                                   
105         pci1: pcie@ffe201000 {                    
106                 reg = <0xf 0xfe201000 0 0x1000    
107                 ranges = <0x02000000 0x0 0xe00    
108                           0x01000000 0x0 0x000    
109                 pcie@0 {                          
110                         ranges = <0x02000000 0    
111                                   0x02000000 0    
112                                   0 0x20000000    
113                                                   
114                                   0x01000000 0    
115                                   0x01000000 0    
116                                   0 0x00010000    
117                 };                                
118         };                                        
119                                                   
120         pci2: pcie@ffe202000 {                    
121                 reg = <0xf 0xfe202000 0 0x1000    
122                 ranges = <0x02000000 0 0xe0000    
123                           0x01000000 0 0x00000    
124                 pcie@0 {                          
125                         ranges = <0x02000000 0    
126                                   0x02000000 0    
127                                   0 0x20000000    
128                                                   
129                                   0x01000000 0    
130                                   0x01000000 0    
131                                   0 0x00010000    
132                 };                                
133         };                                        
134                                                   
135         pci3: pcie@ffe203000 {                    
136                 reg = <0xf 0xfe203000 0 0x1000    
137                 ranges = <0x02000000 0 0xe0000    
138                           0x01000000 0 0x00000    
139                 pcie@0 {                          
140                         ranges = <0x02000000 0    
141                                   0x02000000 0    
142                                   0 0x20000000    
143                                                   
144                                   0x01000000 0    
145                                   0x01000000 0    
146                                   0 0x00010000    
147                 };                                
148         };                                        
149 };                                                
150                                                   
151 /include/ "p5020si-post.dtsi"                     
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php