1 /*
2 * P4080DS Device Tree Source
3 *
4 * Copyright 2009 - 2015 Freescale Semiconduct
5 *
6 * Redistribution and use in source and binary
7 * modification, are permitted provided that t
8 * * Redistributions of source code must r
9 * notice, this list of conditions and t
10 * * Redistributions in binary form must r
11 * notice, this list of conditions and t
12 * documentation and/or other materials
13 * * Neither the name of Freescale Semicon
14 * names of its contributors may be used
15 * derived from this software without sp
16 *
17 *
18 * ALTERNATIVELY, this software may be distrib
19 * GNU General Public License ("GPL") as publi
20 * Foundation, either version 2 of that Licens
21 * later version.
22 *
23 * THIS SOFTWARE IS PROVIDED BY Freescale Semi
24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, B
25 * WARRANTIES OF MERCHANTABILITY AND FITNESS F
26 * DISCLAIMED. IN NO EVENT SHALL Freescale Sem
27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEM
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONT
31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILIT
33 */
34
35 /include/ "p4080si-pre.dtsi"
36
37 / {
38 model = "fsl,P4080DS";
39 compatible = "fsl,P4080DS";
40 #address-cells = <2>;
41 #size-cells = <2>;
42 interrupt-parent = <&mpic>;
43
44 aliases {
45 phy_rgmii = &phyrgmii;
46 phy5_slot3 = &phy5slot3;
47 phy6_slot3 = &phy6slot3;
48 phy7_slot3 = &phy7slot3;
49 phy8_slot3 = &phy8slot3;
50 emi1_slot3 = &p4080mdio2;
51 emi1_slot4 = &p4080mdio1;
52 emi1_slot5 = &p4080mdio3;
53 emi1_rgmii = &p4080mdio0;
54 emi2_slot4 = &p4080xmdio1;
55 emi2_slot5 = &p4080xmdio3;
56 };
57
58 memory {
59 device_type = "memory";
60 };
61
62 reserved-memory {
63 #address-cells = <2>;
64 #size-cells = <2>;
65 ranges;
66
67 bman_fbpr: bman-fbpr {
68 size = <0 0x1000000>;
69 alignment = <0 0x10000
70 };
71 qman_fqd: qman-fqd {
72 size = <0 0x400000>;
73 alignment = <0 0x40000
74 };
75 qman_pfdr: qman-pfdr {
76 size = <0 0x2000000>;
77 alignment = <0 0x20000
78 };
79 };
80
81 dcsr: dcsr@f00000000 {
82 ranges = <0x00000000 0xf 0x000
83 };
84
85 bportals: bman-portals@ff4000000 {
86 ranges = <0x0 0xf 0xf4000000 0
87 };
88
89 qportals: qman-portals@ff4200000 {
90 ranges = <0x0 0xf 0xf4200000 0
91 };
92
93 soc: soc@ffe000000 {
94 ranges = <0x00000000 0xf 0xfe0
95 reg = <0xf 0xfe000000 0 0x0000
96
97 spi@110000 {
98 flash@0 {
99 #address-cells
100 #size-cells =
101 compatible = "
102 reg = <0>;
103 spi-max-freque
104 partition@u-bo
105 label
106 reg =
107 read-o
108 };
109 partition@kern
110 label
111 reg =
112 read-o
113 };
114 partition@dtb
115 label
116 reg =
117 read-o
118 };
119 partition@fs {
120 label
121 reg =
122 };
123 };
124 };
125
126 i2c@118100 {
127 eeprom@51 {
128 compatible = "
129 reg = <0x51>;
130 };
131 eeprom@52 {
132 compatible = "
133 reg = <0x52>;
134 };
135 rtc@68 {
136 compatible = "
137 reg = <0x68>;
138 interrupts = <
139 };
140 adt7461@4c {
141 compatible = "
142 reg = <0x4c>;
143 };
144 };
145
146 i2c@118000 {
147 zl2006@21 {
148 compatible = "
149 reg = <0x21>;
150 };
151 zl2006@22 {
152 compatible = "
153 reg = <0x22>;
154 };
155 zl2006@23 {
156 compatible = "
157 reg = <0x23>;
158 };
159 zl2006@24 {
160 compatible = "
161 reg = <0x24>;
162 };
163 eeprom@50 {
164 compatible = "
165 reg = <0x50>;
166 };
167 eeprom@55 {
168 compatible = "
169 reg = <0x55>;
170 };
171 eeprom@56 {
172 compatible = "
173 reg = <0x56>;
174 };
175 eeprom@57 {
176 compatible = "
177 reg = <0x57>;
178 };
179 };
180
181 i2c@119100 {
182 /* 0x6E: ICS9FG108 */
183 };
184
185 usb0: usb@210000 {
186 phy_type = "ulpi";
187 };
188
189 usb1: usb@211000 {
190 dr_mode = "host";
191 phy_type = "ulpi";
192 };
193
194 fman@400000 {
195 ethernet@e0000 {
196 phy-handle = <
197 phy-connection
198 };
199
200 ethernet@e2000 {
201 phy-handle = <
202 phy-connection
203 };
204
205 ethernet@e4000 {
206 phy-handle = <
207 phy-connection
208 };
209
210 ethernet@e6000 {
211 phy-handle = <
212 phy-connection
213 };
214
215 ethernet@f0000 {
216 phy-handle = <
217 phy-connection
218 };
219 };
220
221 fman@500000 {
222 ethernet@e0000 {
223 phy-handle = <
224 phy-connection
225 };
226
227 ethernet@e2000 {
228 phy-handle = <
229 phy-connection
230 };
231
232 ethernet@e4000 {
233 phy-handle = <
234 phy-connection
235 };
236
237 ethernet@e6000 {
238 phy-handle = <
239 phy-connection
240 };
241
242 ethernet@f0000 {
243 phy-handle = <
244 phy-connection
245 };
246 };
247 };
248
249 rio: rapidio@ffe0c0000 {
250 reg = <0xf 0xfe0c0000 0 0x1100
251
252 port1 {
253 ranges = <0 0 0xc 0x20
254 };
255 port2 {
256 ranges = <0 0 0xc 0x30
257 };
258 };
259
260 lbc: localbus@ffe124000 {
261 reg = <0xf 0xfe124000 0 0x1000
262 ranges = <0 0 0xf 0xe8000000 0
263 3 0 0xf 0xffdf0000 0
264
265 flash@0,0 {
266 compatible = "cfi-flas
267 reg = <0 0 0x08000000>
268 bank-width = <2>;
269 device-width = <2>;
270 };
271
272 board-control@3,0 {
273 compatible = "fsl,p408
274 reg = <3 0 0x30>;
275 };
276 };
277
278 pci0: pcie@ffe200000 {
279 reg = <0xf 0xfe200000 0 0x1000
280 ranges = <0x02000000 0 0xe0000
281 0x01000000 0 0x00000
282 pcie@0 {
283 ranges = <0x02000000 0
284 0x02000000 0
285 0 0x20000000
286
287 0x01000000 0
288 0x01000000 0
289 0 0x00010000
290 };
291 };
292
293 pci1: pcie@ffe201000 {
294 reg = <0xf 0xfe201000 0 0x1000
295 ranges = <0x02000000 0x0 0xe00
296 0x01000000 0x0 0x000
297 pcie@0 {
298 ranges = <0x02000000 0
299 0x02000000 0
300 0 0x20000000
301
302 0x01000000 0
303 0x01000000 0
304 0 0x00010000
305 };
306 };
307
308 pci2: pcie@ffe202000 {
309 reg = <0xf 0xfe202000 0 0x1000
310 ranges = <0x02000000 0 0xe0000
311 0x01000000 0 0x00000
312 pcie@0 {
313 ranges = <0x02000000 0
314 0x02000000 0
315 0 0x20000000
316
317 0x01000000 0
318 0x01000000 0
319 0 0x00010000
320 };
321 };
322
323 mdio-mux-emi1 {
324 #address-cells = <1>;
325 #size-cells = <0>;
326 compatible = "mdio-mux-gpio",
327 mdio-parent-bus = <&mdio0>;
328 gpios = <&gpio0 1 0>, <&gpio0
329
330 p4080mdio0: mdio@0 {
331 #address-cells = <1>;
332 #size-cells = <0>;
333 reg = <0>;
334
335 phyrgmii: ethernet-phy
336 reg = <0x0>;
337 };
338 };
339
340 p4080mdio1: mdio@1 {
341 #address-cells = <1>;
342 #size-cells = <0>;
343 reg = <1>;
344
345 phy5: ethernet-phy@1c
346 reg = <0x1c>;
347 };
348
349 phy6: ethernet-phy@1d
350 reg = <0x1d>;
351 };
352
353 phy7: ethernet-phy@1e
354 reg = <0x1e>;
355 };
356
357 phy8: ethernet-phy@1f
358 reg = <0x1f>;
359 };
360 };
361
362 p4080mdio2: mdio@2 {
363 #address-cells = <1>;
364 #size-cells = <0>;
365 reg = <2>;
366 status = "disabled";
367
368 phy5slot3: ethernet-ph
369 reg = <0x1c>;
370 };
371
372 phy6slot3: ethernet-ph
373 reg = <0x1d>;
374 };
375
376 phy7slot3: ethernet-ph
377 reg = <0x1e>;
378 };
379
380 phy8slot3: ethernet-ph
381 reg = <0x1f>;
382 };
383 };
384
385 p4080mdio3: mdio@3 {
386 #address-cells = <1>;
387 #size-cells = <0>;
388 reg = <3>;
389
390 phy0: ethernet-phy@1c
391 reg = <0x1c>;
392 };
393
394 phy1: ethernet-phy@1d
395 reg = <0x1d>;
396 };
397
398 phy2: ethernet-phy@1e
399 reg = <0x1e>;
400 };
401
402 phy3: ethernet-phy@1f
403 reg = <0x1f>;
404 };
405 };
406 };
407
408 mdio-mux-emi2 {
409 #address-cells = <1>;
410 #size-cells = <0>;
411 compatible = "mdio-mux-gpio",
412 mdio-parent-bus = <&xmdio0>;
413 gpios = <&gpio0 3 0>, <&gpio0
414
415 p4080xmdio1: mdio@1 {
416 #address-cells = <1>;
417 #size-cells = <0>;
418 reg = <1>;
419
420 phy11: ethernet-phy@0
421 compatible = "
422 reg = <0x0>;
423 };
424 };
425
426 p4080xmdio3: mdio@3 {
427 #address-cells = <1>;
428 #size-cells = <0>;
429 reg = <3>;
430
431 phy10: ethernet-phy@4
432 compatible = "
433 reg = <0x4>;
434 };
435 };
436 };
437 };
438
439 /include/ "p4080si-post.dtsi"
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.