~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/powerpc/boot/dts/fsl/t4240si-pre.dtsi (Version linux-6.12-rc7) and /arch/i386/boot/dts/fsl/t4240si-pre.dtsi (Version linux-4.16.18)


  1 /*                                                
  2  * T4240 Silicon/SoC Device Tree Source (pre i    
  3  *                                                
  4  * Copyright 2012 - 2015 Freescale Semiconduct    
  5  *                                                
  6  * Redistribution and use in source and binary    
  7  * modification, are permitted provided that t    
  8  *     * Redistributions of source code must r    
  9  *       notice, this list of conditions and t    
 10  *     * Redistributions in binary form must r    
 11  *       notice, this list of conditions and t    
 12  *       documentation and/or other materials     
 13  *     * Neither the name of Freescale Semicon    
 14  *       names of its contributors may be used    
 15  *       derived from this software without sp    
 16  *                                                
 17  *                                                
 18  * ALTERNATIVELY, this software may be distrib    
 19  * GNU General Public License ("GPL") as publi    
 20  * Foundation, either version 2 of that Licens    
 21  * later version.                                 
 22  *                                                
 23  * THIS SOFTWARE IS PROVIDED BY Freescale Semi    
 24  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, B    
 25  * WARRANTIES OF MERCHANTABILITY AND FITNESS F    
 26  * DISCLAIMED. IN NO EVENT SHALL Freescale Sem    
 27  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEM    
 28  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT    
 29  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS     
 30  * ON ANY THEORY OF LIABILITY, WHETHER IN CONT    
 31  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING    
 32  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILIT    
 33  */                                               
 34                                                   
 35 /dts-v1/;                                         
 36                                                   
 37 /include/ "e6500_power_isa.dtsi"                  
 38                                                   
 39 / {                                               
 40         compatible = "fsl,T4240";                 
 41         #address-cells = <2>;                     
 42         #size-cells = <2>;                        
 43         interrupt-parent = <&mpic>;               
 44                                                   
 45         aliases {                                 
 46                 ccsr = &soc;                      
 47                 dcsr = &dcsr;                     
 48                                                   
 49                 serial0 = &serial0;               
 50                 serial1 = &serial1;               
 51                 serial2 = &serial2;               
 52                 serial3 = &serial3;               
 53                 crypto = &crypto;                 
 54                                                   
 55                 pci0 = &pci0;                     
 56                 pci1 = &pci1;                     
 57                 pci2 = &pci2;                     
 58                 pci3 = &pci3;                     
 59                 usb0 = &usb0;                     
 60                 usb1 = &usb1;                     
 61                 dma0 = &dma0;                     
 62                 dma1 = &dma1;                     
 63                 dma2 = &dma2;                     
 64                 sdhc = &sdhc;                     
 65                                                   
 66                 fman0 = &fman0;                   
 67                 fman1 = &fman1;                   
 68                 ethernet0 = &enet0;               
 69                 ethernet1 = &enet1;               
 70                 ethernet2 = &enet2;               
 71                 ethernet3 = &enet3;               
 72                 ethernet4 = &enet4;               
 73                 ethernet5 = &enet5;               
 74                 ethernet6 = &enet6;               
 75                 ethernet7 = &enet7;               
 76                 ethernet8 = &enet8;               
 77                 ethernet9 = &enet9;               
 78                 ethernet10 = &enet10;             
 79                 ethernet11 = &enet11;             
 80                 ethernet12 = &enet12;             
 81                 ethernet13 = &enet13;             
 82                 ethernet14 = &enet14;             
 83                 ethernet15 = &enet15;             
 84         };                                        
 85                                                   
 86         cpus {                                    
 87                 #address-cells = <1>;             
 88                 #size-cells = <0>;                
 89                                                   
 90                 cpu0: PowerPC,e6500@0 {           
 91                         device_type = "cpu";      
 92                         reg = <0 1>;              
 93                         clocks = <&clockgen 1     
 94                         next-level-cache = <&L    
 95                         fsl,portid-mapping = <    
 96                 };                                
 97                 cpu1: PowerPC,e6500@2 {           
 98                         device_type = "cpu";      
 99                         reg = <2 3>;              
100                         clocks = <&clockgen 1     
101                         next-level-cache = <&L    
102                         fsl,portid-mapping = <    
103                 };                                
104                 cpu2: PowerPC,e6500@4 {           
105                         device_type = "cpu";      
106                         reg = <4 5>;              
107                         clocks = <&clockgen 1     
108                         next-level-cache = <&L    
109                         fsl,portid-mapping = <    
110                 };                                
111                 cpu3: PowerPC,e6500@6 {           
112                         device_type = "cpu";      
113                         reg = <6 7>;              
114                         clocks = <&clockgen 1     
115                         next-level-cache = <&L    
116                         fsl,portid-mapping = <    
117                 };                                
118                 cpu4: PowerPC,e6500@8 {           
119                         device_type = "cpu";      
120                         reg = <8 9>;              
121                         clocks = <&clockgen 1     
122                         next-level-cache = <&L    
123                         fsl,portid-mapping = <    
124                 };                                
125                 cpu5: PowerPC,e6500@10 {          
126                         device_type = "cpu";      
127                         reg = <10 11>;            
128                         clocks = <&clockgen 1     
129                         next-level-cache = <&L    
130                         fsl,portid-mapping = <    
131                 };                                
132                 cpu6: PowerPC,e6500@12 {          
133                         device_type = "cpu";      
134                         reg = <12 13>;            
135                         clocks = <&clockgen 1     
136                         next-level-cache = <&L    
137                         fsl,portid-mapping = <    
138                 };                                
139                 cpu7: PowerPC,e6500@14 {          
140                         device_type = "cpu";      
141                         reg = <14 15>;            
142                         clocks = <&clockgen 1     
143                         next-level-cache = <&L    
144                         fsl,portid-mapping = <    
145                 };                                
146                 cpu8: PowerPC,e6500@16 {          
147                         device_type = "cpu";      
148                         reg = <16 17>;            
149                         clocks = <&clockgen 1     
150                         next-level-cache = <&L    
151                         fsl,portid-mapping = <    
152                 };                                
153                 cpu9: PowerPC,e6500@18 {          
154                         device_type = "cpu";      
155                         reg = <18 19>;            
156                         clocks = <&clockgen 1     
157                         next-level-cache = <&L    
158                         fsl,portid-mapping = <    
159                 };                                
160                 cpu10: PowerPC,e6500@20 {         
161                         device_type = "cpu";      
162                         reg = <20 21>;            
163                         clocks = <&clockgen 1     
164                         next-level-cache = <&L    
165                         fsl,portid-mapping = <    
166                 };                                
167                 cpu11: PowerPC,e6500@22 {         
168                         device_type = "cpu";      
169                         reg = <22 23>;            
170                         clocks = <&clockgen 1     
171                         next-level-cache = <&L    
172                         fsl,portid-mapping = <    
173                 };                                
174         };                                        
175 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php