~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/powerpc/perf/e6500-pmu.c

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/powerpc/perf/e6500-pmu.c (Version linux-6.12-rc7) and /arch/mips/perf/e6500-pmu.c (Version linux-4.15.18)


  1 // SPDX-License-Identifier: GPL-2.0-or-later        1 
  2 /*                                                
  3  * Performance counter support for e6500 famil    
  4  *                                                
  5  * Author: Priyanka Jain, Priyanka.Jain@freesc    
  6  * Based on e500-pmu.c                            
  7  * Copyright 2013 Freescale Semiconductor, Inc    
  8  * Copyright 2008-2009 Paul Mackerras, IBM Cor    
  9  */                                               
 10                                                   
 11 #include <linux/string.h>                         
 12 #include <linux/perf_event.h>                     
 13 #include <asm/reg.h>                              
 14 #include <asm/cputable.h>                         
 15                                                   
 16 /*                                                
 17  * Map of generic hardware event types to hard    
 18  * Zero if unsupported                            
 19  */                                               
 20 static int e6500_generic_events[] = {             
 21         [PERF_COUNT_HW_CPU_CYCLES] = 1,           
 22         [PERF_COUNT_HW_INSTRUCTIONS] = 2,         
 23         [PERF_COUNT_HW_CACHE_MISSES] = 221,       
 24         [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] =     
 25         [PERF_COUNT_HW_BRANCH_MISSES] = 15,       
 26 };                                                
 27                                                   
 28 #define C(x)    PERF_COUNT_HW_CACHE_##x           
 29                                                   
 30 /*                                                
 31  * Table of generalized cache-related events.     
 32  * 0 means not supported, -1 means nonsensical    
 33  * are event codes.                               
 34  */                                               
 35 static int e6500_cache_events[C(MAX)][C(OP_MAX    
 36         [C(L1D)] = {                              
 37                                 /*RESULT_ACCES    
 38                 [C(OP_READ)] = {        27,       
 39                 [C(OP_WRITE)] = {       28,       
 40                 [C(OP_PREFETCH)] = {    29,       
 41         },                                        
 42         [C(L1I)] = {                              
 43                                 /*RESULT_ACCES    
 44                 [C(OP_READ)] = {        2,        
 45                 [C(OP_WRITE)] = {       -1,       
 46                 [C(OP_PREFETCH)] = {    37,       
 47         },                                        
 48         /*                                        
 49          * Assuming LL means L2, it's not a go    
 50          * It does not have separate read/writ    
 51          * separate instruction/data events).     
 52          */                                       
 53         [C(LL)] = {                               
 54                                 /*RESULT_ACCES    
 55                 [C(OP_READ)] = {        0,        
 56                 [C(OP_WRITE)] = {       0,        
 57                 [C(OP_PREFETCH)] = {    0,        
 58         },                                        
 59         /*                                        
 60          * There are data/instruction MMU miss    
 61          * the chip's internal level-one TLB w    
 62          * what the user wants.  Instead, unif    
 63          * are reported here.                     
 64          */                                       
 65         [C(DTLB)] = {                             
 66                                 /*RESULT_ACCES    
 67                 [C(OP_READ)] = {        26,       
 68                 [C(OP_WRITE)] = {       -1,       
 69                 [C(OP_PREFETCH)] = {    -1,       
 70         },                                        
 71         [C(BPU)] = {                              
 72                                 /*RESULT_ACCES    
 73                 [C(OP_READ)] = {        12,       
 74                 [C(OP_WRITE)] = {       -1,       
 75                 [C(OP_PREFETCH)] = {    -1,       
 76         },                                        
 77         [C(NODE)] = {                             
 78                                 /* RESULT_ACCE    
 79                 [C(OP_READ)] = {        -1,       
 80                 [C(OP_WRITE)] = {       -1,       
 81                 [C(OP_PREFETCH)] = {    -1,       
 82         },                                        
 83 };                                                
 84                                                   
 85 static int num_events = 512;                      
 86                                                   
 87 /* Upper half of event id is PMLCb, for thresh    
 88 static u64 e6500_xlate_event(u64 event_id)        
 89 {                                                 
 90         u32 event_low = (u32)event_id;            
 91         if (event_low >= num_events ||            
 92                 (event_id & (FSL_EMB_EVENT_THR    
 93                 return 0;                         
 94                                                   
 95         return FSL_EMB_EVENT_VALID;               
 96 }                                                 
 97                                                   
 98 static struct fsl_emb_pmu e6500_pmu = {           
 99         .name                   = "e6500 famil    
100         .n_counter              = 6,              
101         .n_restricted           = 0,              
102         .xlate_event            = e6500_xlate_    
103         .n_generic              = ARRAY_SIZE(e    
104         .generic_events         = e6500_generi    
105         .cache_events           = &e6500_cache    
106 };                                                
107                                                   
108 static int init_e6500_pmu(void)                   
109 {                                                 
110         unsigned int pvr = mfspr(SPRN_PVR);       
111                                                   
112         if (PVR_VER(pvr) != PVR_VER_E6500)        
113                 return -ENODEV;                   
114                                                   
115         return register_fsl_emb_pmu(&e6500_pmu    
116 }                                                 
117                                                   
118 early_initcall(init_e6500_pmu);                   
119                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php