~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/riscv/include/asm/cacheflush.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/riscv/include/asm/cacheflush.h (Version linux-6.12-rc7) and /arch/i386/include/asm-i386/cacheflush.h (Version linux-5.9.16)


  1 /* SPDX-License-Identifier: GPL-2.0-only */         1 
  2 /*                                                
  3  * Copyright (C) 2015 Regents of the Universit    
  4  */                                               
  5                                                   
  6 #ifndef _ASM_RISCV_CACHEFLUSH_H                   
  7 #define _ASM_RISCV_CACHEFLUSH_H                   
  8                                                   
  9 #include <linux/mm.h>                             
 10                                                   
 11 static inline void local_flush_icache_all(void    
 12 {                                                 
 13         asm volatile ("fence.i" ::: "memory");    
 14 }                                                 
 15                                                   
 16 static inline void local_flush_icache_range(un    
 17                                             un    
 18 {                                                 
 19         local_flush_icache_all();                 
 20 }                                                 
 21                                                   
 22 #define PG_dcache_clean PG_arch_1                 
 23                                                   
 24 static inline void flush_dcache_folio(struct f    
 25 {                                                 
 26         if (test_bit(PG_dcache_clean, &folio->    
 27                 clear_bit(PG_dcache_clean, &fo    
 28 }                                                 
 29 #define flush_dcache_folio flush_dcache_folio     
 30 #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1       
 31                                                   
 32 static inline void flush_dcache_page(struct pa    
 33 {                                                 
 34         flush_dcache_folio(page_folio(page));     
 35 }                                                 
 36                                                   
 37 /*                                                
 38  * RISC-V doesn't have an instruction to flush    
 39  * so instead we just flush the whole thing.      
 40  */                                               
 41 #define flush_icache_range(start, end) flush_i    
 42 #define flush_icache_user_page(vma, pg, addr,     
 43 do {                                              
 44         if (vma->vm_flags & VM_EXEC)              
 45                 flush_icache_mm(vma->vm_mm, 0)    
 46 } while (0)                                       
 47                                                   
 48 #ifdef CONFIG_64BIT                               
 49 extern u64 new_vmalloc[NR_CPUS / sizeof(u64) +    
 50 extern char _end[];                               
 51 #define flush_cache_vmap flush_cache_vmap         
 52 static inline void flush_cache_vmap(unsigned l    
 53 {                                                 
 54         if (is_vmalloc_or_module_addr((void *)    
 55                 int i;                            
 56                                                   
 57                 /*                                
 58                  * We don't care if concurrent    
 59                  * the only place this can hap    
 60                  * an sfence.vma is emitted.      
 61                  */                               
 62                 for (i = 0; i < ARRAY_SIZE(new    
 63                         new_vmalloc[i] = -1ULL    
 64         }                                         
 65 }                                                 
 66 #define flush_cache_vmap_early(start, end)        
 67 #endif                                            
 68                                                   
 69 #ifndef CONFIG_SMP                                
 70                                                   
 71 #define flush_icache_all() local_flush_icache_    
 72 #define flush_icache_mm(mm, local) flush_icach    
 73                                                   
 74 #else /* CONFIG_SMP */                            
 75                                                   
 76 void flush_icache_all(void);                      
 77 void flush_icache_mm(struct mm_struct *mm, boo    
 78                                                   
 79 #endif /* CONFIG_SMP */                           
 80                                                   
 81 extern unsigned int riscv_cbom_block_size;        
 82 extern unsigned int riscv_cboz_block_size;        
 83 void riscv_init_cbo_blocksizes(void);             
 84                                                   
 85 #ifdef CONFIG_RISCV_DMA_NONCOHERENT               
 86 void riscv_noncoherent_supported(void);           
 87 void __init riscv_set_dma_cache_alignment(void    
 88 #else                                             
 89 static inline void riscv_noncoherent_supported    
 90 static inline void riscv_set_dma_cache_alignme    
 91 #endif                                            
 92                                                   
 93 /*                                                
 94  * Bits in sys_riscv_flush_icache()'s flags ar    
 95  */                                               
 96 #define SYS_RISCV_FLUSH_ICACHE_LOCAL 1UL          
 97 #define SYS_RISCV_FLUSH_ICACHE_ALL   (SYS_RISC    
 98                                                   
 99 #include <asm-generic/cacheflush.h>               
100                                                   
101 #endif /* _ASM_RISCV_CACHEFLUSH_H */              
102                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php