~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/sh/include/asm/addrspace.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/sh/include/asm/addrspace.h (Architecture ppc) and /arch/m68k/include/asm-m68k/addrspace.h (Architecture m68k)


  1 /* SPDX-License-Identifier: GPL-2.0                 1 
  2  *                                                
  3  * Copyright (C) 1999 by Kaz Kojima               
  4  *                                                
  5  * Defitions for the address spaces of the SH     
  6  */                                               
  7 #ifndef __ASM_SH_ADDRSPACE_H                      
  8 #define __ASM_SH_ADDRSPACE_H                      
  9                                                   
 10 #include <cpu/addrspace.h>                        
 11                                                   
 12 /* If this CPU supports segmentation, hook up     
 13 #ifdef P1SEG                                      
 14                                                   
 15 /*                                                
 16    [ P0/U0 (virtual) ]          0x00000000        
 17    [ P1 (fixed)   cached ]      0x80000000        
 18    [ P2 (fixed)  non-cachable]  0xA0000000        
 19    [ P3 (virtual) cached]       0xC0000000        
 20    [ P4 control   ]             0xE0000000        
 21  */                                               
 22                                                   
 23 /* Returns the privileged segment base of a gi    
 24 #define PXSEG(a)        (((unsigned long)(a))     
 25                                                   
 26 #ifdef CONFIG_29BIT                               
 27 /*                                                
 28  * Map an address to a certain privileged segm    
 29  */                                               
 30 #define P1SEGADDR(a)    \                         
 31         ((__typeof__(a))(((unsigned long)(a) &    
 32 #define P2SEGADDR(a)    \                         
 33         ((__typeof__(a))(((unsigned long)(a) &    
 34 #define P3SEGADDR(a)    \                         
 35         ((__typeof__(a))(((unsigned long)(a) &    
 36 #define P4SEGADDR(a)    \                         
 37         ((__typeof__(a))(((unsigned long)(a) &    
 38 #else                                             
 39 /*                                                
 40  * These will never work in 32-bit, don't even    
 41  */                                               
 42 #define P1SEGADDR(a)    ({ (void)(a); BUG(); N    
 43 #define P2SEGADDR(a)    ({ (void)(a); BUG(); N    
 44 #define P3SEGADDR(a)    ({ (void)(a); BUG(); N    
 45 #define P4SEGADDR(a)    ({ (void)(a); BUG(); N    
 46 #endif                                            
 47 #endif /* P1SEG */                                
 48                                                   
 49 /* Check if an address can be reached in 29 bi    
 50 #define IS_29BIT(a)     (((unsigned long)(a))     
 51                                                   
 52 #ifdef CONFIG_SH_STORE_QUEUES                     
 53 /*                                                
 54  * This is a special case for the SH-4 store q    
 55  * space still need to be faulted in before it    
 56  * store queue cache for writeout to the remap    
 57  */                                               
 58 #define P3_ADDR_MAX             (P4SEG_STORE_Q    
 59 #else                                             
 60 #define P3_ADDR_MAX             P4SEG             
 61 #endif                                            
 62                                                   
 63 #endif /* __ASM_SH_ADDRSPACE_H */                 
 64                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php