~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/sh/lib/memset.S

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/sh/lib/memset.S (Architecture ppc) and /arch/alpha/lib/memset.S (Architecture alpha)


  1 /* SPDX-License-Identifier: GPL-2.0 */              1 /* SPDX-License-Identifier: GPL-2.0 */
  2 /* $Id: memset.S,v 1.1 2000/04/14 16:49:01 mjd !!   2 /*
                                                   >>   3  * linux/arch/alpha/lib/memset.S
                                                   >>   4  *
                                                   >>   5  * This is an efficient (and small) implementation of the C library "memset()"
                                                   >>   6  * function for the alpha.
  3  *                                                  7  *
  4  * "memset" implementation of SuperH           !!   8  *      (C) Copyright 1996 Linus Torvalds
  5  *                                                  9  *
  6  * Copyright (C) 1999  Niibe Yutaka            !!  10  * This routine is "moral-ware": you are free to use it any way you wish, and
                                                   >>  11  * the only obligation I put on you is a moral one: if you make any improvements
                                                   >>  12  * to the routine, please send me your improvements for me to use similarly.
  7  *                                                 13  *
                                                   >>  14  * The scheduling comments are according to the EV5 documentation (and done by 
                                                   >>  15  * hand, so they might well be incorrect, please do tell me about it..)
  8  */                                                16  */
                                                   >>  17 #include <linux/export.h>
                                                   >>  18         .set noat
                                                   >>  19         .set noreorder
                                                   >>  20 .text
                                                   >>  21         .globl memset
                                                   >>  22         .globl __memset
                                                   >>  23         .globl ___memset
                                                   >>  24         .globl __memset16
                                                   >>  25         .globl __constant_c_memset
  9                                                    26 
 10 /*                                             !!  27         .ent ___memset
 11  *            void *memset(void *s, int c, siz !!  28 .align 5
 12  */                                            !!  29 ___memset:
                                                   >>  30         .frame $30,0,$26,0
                                                   >>  31         .prologue 0
                                                   >>  32 
                                                   >>  33         and $17,255,$1          /* E1 */
                                                   >>  34         insbl $17,1,$17         /* .. E0 */
                                                   >>  35         bis $17,$1,$17          /* E0 (p-c latency, next cycle) */
                                                   >>  36         sll $17,16,$1           /* E1 (p-c latency, next cycle) */
                                                   >>  37 
                                                   >>  38         bis $17,$1,$17          /* E0 (p-c latency, next cycle) */
                                                   >>  39         sll $17,32,$1           /* E1 (p-c latency, next cycle) */
                                                   >>  40         bis $17,$1,$17          /* E0 (p-c latency, next cycle) */
                                                   >>  41         ldq_u $31,0($30)        /* .. E1 */
                                                   >>  42 
                                                   >>  43 .align 5
                                                   >>  44 __constant_c_memset:
                                                   >>  45         addq $18,$16,$6         /* E0 */
                                                   >>  46         bis $16,$16,$0          /* .. E1 */
                                                   >>  47         xor $16,$6,$1           /* E0 */
                                                   >>  48         ble $18,end             /* .. E1 */
                                                   >>  49 
                                                   >>  50         bic $1,7,$1             /* E0 */
                                                   >>  51         beq $1,within_one_quad  /* .. E1 (note EV5 zero-latency forwarding) */
                                                   >>  52         and $16,7,$3            /* E0 */
                                                   >>  53         beq $3,aligned          /* .. E1 (note EV5 zero-latency forwarding) */
                                                   >>  54 
                                                   >>  55         ldq_u $4,0($16)         /* E0 */
                                                   >>  56         bis $16,$16,$5          /* .. E1 */
                                                   >>  57         insql $17,$16,$2        /* E0 */
                                                   >>  58         subq $3,8,$3            /* .. E1 */
                                                   >>  59 
                                                   >>  60         addq $18,$3,$18         /* E0   $18 is new count ($3 is negative) */
                                                   >>  61         mskql $4,$16,$4         /* .. E1 (and possible load stall) */
                                                   >>  62         subq $16,$3,$16         /* E0   $16 is new aligned destination */
                                                   >>  63         bis $2,$4,$1            /* .. E1 */
                                                   >>  64 
                                                   >>  65         bis $31,$31,$31         /* E0 */
                                                   >>  66         ldq_u $31,0($30)        /* .. E1 */
                                                   >>  67         stq_u $1,0($5)          /* E0 */
                                                   >>  68         bis $31,$31,$31         /* .. E1 */
                                                   >>  69 
                                                   >>  70 .align 4
                                                   >>  71 aligned:
                                                   >>  72         sra $18,3,$3            /* E0 */
                                                   >>  73         and $18,7,$18           /* .. E1 */
                                                   >>  74         bis $16,$16,$5          /* E0 */
                                                   >>  75         beq $3,no_quad          /* .. E1 */
                                                   >>  76 
                                                   >>  77 .align 3
                                                   >>  78 loop:
                                                   >>  79         stq $17,0($5)           /* E0 */
                                                   >>  80         subq $3,1,$3            /* .. E1 */
                                                   >>  81         addq $5,8,$5            /* E0 */
                                                   >>  82         bne $3,loop             /* .. E1 */
                                                   >>  83 
                                                   >>  84 no_quad:
                                                   >>  85         bis $31,$31,$31         /* E0 */
                                                   >>  86         beq $18,end             /* .. E1 */
                                                   >>  87         ldq $7,0($5)            /* E0 */
                                                   >>  88         mskqh $7,$6,$2          /* .. E1 (and load stall) */
                                                   >>  89 
                                                   >>  90         insqh $17,$6,$4         /* E0 */
                                                   >>  91         bis $2,$4,$1            /* .. E1 */
                                                   >>  92         stq $1,0($5)            /* E0 */
                                                   >>  93         ret $31,($26),1         /* .. E1 */
                                                   >>  94 
                                                   >>  95 .align 3
                                                   >>  96 within_one_quad:
                                                   >>  97         ldq_u $1,0($16)         /* E0 */
                                                   >>  98         insql $17,$16,$2        /* E1 */
                                                   >>  99         mskql $1,$16,$4         /* E0 (after load stall) */
                                                   >> 100         bis $2,$4,$2            /* E0 */
                                                   >> 101 
                                                   >> 102         mskql $2,$6,$4          /* E0 */
                                                   >> 103         mskqh $1,$6,$2          /* .. E1 */
                                                   >> 104         bis $2,$4,$1            /* E0 */
                                                   >> 105         stq_u $1,0($16)         /* E0 */
                                                   >> 106 
                                                   >> 107 end:
                                                   >> 108         ret $31,($26),1         /* E1 */
                                                   >> 109         .end ___memset
                                                   >> 110 EXPORT_SYMBOL(___memset)
                                                   >> 111 EXPORT_SYMBOL(__constant_c_memset)
                                                   >> 112 
                                                   >> 113         .align 5
                                                   >> 114         .ent __memset16
                                                   >> 115 __memset16:
                                                   >> 116         .prologue 0
                                                   >> 117 
                                                   >> 118         inswl $17,0,$1          /* E0 */
                                                   >> 119         inswl $17,2,$2          /* E0 */
                                                   >> 120         inswl $17,4,$3          /* E0 */
                                                   >> 121         or $1,$2,$1             /* .. E1 */
                                                   >> 122         inswl $17,6,$4          /* E0 */
                                                   >> 123         or $1,$3,$1             /* .. E1 */
                                                   >> 124         or $1,$4,$17            /* E0 */
                                                   >> 125         br __constant_c_memset  /* .. E1 */
 13                                                   126 
 14 #include <linux/linkage.h>                     !! 127         .end __memset16
                                                   >> 128 EXPORT_SYMBOL(__memset16)
 15                                                   129 
 16 ENTRY(memset)                                  !! 130 memset = ___memset
 17         tst     r6,r6                          !! 131 __memset = ___memset
 18         bt/s    5f              ! if n=0, do n !! 132         EXPORT_SYMBOL(memset)
 19          add    r6,r4                          !! 133         EXPORT_SYMBOL(__memset)
 20         mov     #12,r0                         << 
 21         cmp/gt  r6,r0                          << 
 22         bt/s    4f              ! if it's too  << 
 23          mov    r4,r0                          << 
 24         and     #3,r0                          << 
 25         cmp/eq  #0,r0                          << 
 26         bt/s    2f              ! It's aligned << 
 27          sub    r0,r6                          << 
 28 1:                                             << 
 29         dt      r0                             << 
 30         bf/s    1b                             << 
 31          mov.b  r5,@-r4                        << 
 32 2:                              ! make VVVV    << 
 33         extu.b  r5,r5                          << 
 34         swap.b  r5,r0           !   V0         << 
 35         or      r0,r5           !   VV         << 
 36         swap.w  r5,r0           ! VV00         << 
 37         or      r0,r5           ! VVVV         << 
 38         !                                      << 
 39         mov     r6,r0                          << 
 40         shlr2   r0                             << 
 41         shlr    r0              ! r0 = r6 >> 3 << 
 42 3:                                             << 
 43         dt      r0                             << 
 44         mov.l   r5,@-r4         ! set 8-byte a << 
 45         bf/s    3b                             << 
 46          mov.l  r5,@-r4                        << 
 47         !                                      << 
 48         mov     #7,r0                          << 
 49         and     r0,r6                          << 
 50         tst     r6,r6                          << 
 51         bt      5f                             << 
 52         ! fill bytes                           << 
 53 4:                                             << 
 54         dt      r6                             << 
 55         bf/s    4b                             << 
 56          mov.b  r5,@-r4                        << 
 57 5:                                             << 
 58         rts                                    << 
 59          mov    r4,r0                          << 
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php