~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/sparc/include/asm/pcic.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /arch/sparc/include/asm/pcic.h (Architecture mips) and /arch/i386/include/asm-i386/pcic.h (Architecture i386)


  1 /* SPDX-License-Identifier: GPL-2.0 */              1 
  2 /*                                                
  3  * pcic.h: JavaEngine 1 specific PCI definitio    
  4  *                                                
  5  * Copyright (C) 1998 V. Roganov and G. Raiko     
  6  */                                               
  7                                                   
  8 #ifndef __SPARC_PCIC_H                            
  9 #define __SPARC_PCIC_H                            
 10                                                   
 11 #ifndef __ASSEMBLY__                              
 12                                                   
 13 #include <linux/types.h>                          
 14 #include <linux/smp.h>                            
 15 #include <linux/pci.h>                            
 16 #include <linux/ioport.h>                         
 17 #include <asm/pbm.h>                              
 18                                                   
 19 struct linux_pcic {                               
 20         void __iomem            *pcic_regs;       
 21         unsigned long           pcic_io;          
 22         void __iomem            *pcic_config_s    
 23         void __iomem            *pcic_config_s    
 24         struct resource         pcic_res_regs;    
 25         struct resource         pcic_res_io;      
 26         struct resource         pcic_res_cfg_a    
 27         struct resource         pcic_res_cfg_d    
 28         struct linux_pbm_info   pbm;              
 29         struct pcic_ca2irq      *pcic_imap;       
 30         int                     pcic_imdim;       
 31 };                                                
 32                                                   
 33 #ifdef CONFIG_PCIC_PCI                            
 34 int pcic_present(void);                           
 35 int pcic_probe(void);                             
 36 void pci_time_init(void);                         
 37 void sun4m_pci_init_IRQ(void);                    
 38 #else                                             
 39 static inline int pcic_present(void) { return     
 40 static inline int pcic_probe(void) { return 0;    
 41 static inline void pci_time_init(void) {}         
 42 static inline void sun4m_pci_init_IRQ(void) {}    
 43 #endif                                            
 44 #endif                                            
 45                                                   
 46 /* Size of PCI I/O space which we relocate. */    
 47 #define PCI_SPACE_SIZE                  0x1000    
 48                                                   
 49 /* PCIC Register Set. */                          
 50 #define PCI_DIAGNOSTIC_0                0x40      
 51 #define PCI_SIZE_0                      0x44      
 52 #define PCI_SIZE_1                      0x48      
 53 #define PCI_SIZE_2                      0x4c      
 54 #define PCI_SIZE_3                      0x50      
 55 #define PCI_SIZE_4                      0x54      
 56 #define PCI_SIZE_5                      0x58      
 57 #define PCI_PIO_CONTROL                 0x60      
 58 #define PCI_DVMA_CONTROL                0x62      
 59 #define  PCI_DVMA_CONTROL_INACTIVITY_REQ          
 60 #define  PCI_DVMA_CONTROL_IOTLB_ENABLE            
 61 #define  PCI_DVMA_CONTROL_IOTLB_DISABLE           
 62 #define  PCI_DVMA_CONTROL_INACTIVITY_ACK          
 63 #define PCI_INTERRUPT_CONTROL           0x63      
 64 #define PCI_CPU_INTERRUPT_PENDING       0x64      
 65 #define PCI_DIAGNOSTIC_1                0x68      
 66 #define PCI_SOFTWARE_INT_CLEAR          0x6a      
 67 #define PCI_SOFTWARE_INT_SET            0x6e      
 68 #define PCI_SYS_INT_PENDING             0x70      
 69 #define  PCI_SYS_INT_PENDING_PIO                  
 70 #define  PCI_SYS_INT_PENDING_DMA                  
 71 #define  PCI_SYS_INT_PENDING_PCI                  
 72 #define  PCI_SYS_INT_PENDING_APSR                 
 73 #define PCI_SYS_INT_TARGET_MASK         0x74      
 74 #define PCI_SYS_INT_TARGET_MASK_CLEAR   0x78      
 75 #define PCI_SYS_INT_TARGET_MASK_SET     0x7c      
 76 #define PCI_SYS_INT_PENDING_CLEAR       0x83      
 77 #define  PCI_SYS_INT_PENDING_CLEAR_ALL            
 78 #define  PCI_SYS_INT_PENDING_CLEAR_PIO            
 79 #define  PCI_SYS_INT_PENDING_CLEAR_DMA            
 80 #define  PCI_SYS_INT_PENDING_CLEAR_PCI            
 81 #define PCI_IOTLB_CONTROL               0x84      
 82 #define PCI_INT_SELECT_LO               0x88      
 83 #define PCI_ARBITRATION_SELECT          0x8a      
 84 #define PCI_INT_SELECT_HI               0x8c      
 85 #define PCI_HW_INT_OUTPUT               0x8e      
 86 #define PCI_IOTLB_RAM_INPUT             0x90      
 87 #define PCI_IOTLB_CAM_INPUT             0x94      
 88 #define PCI_IOTLB_RAM_OUTPUT            0x98      
 89 #define PCI_IOTLB_CAM_OUTPUT            0x9c      
 90 #define PCI_SMBAR0                      0xa0      
 91 #define PCI_MSIZE0                      0xa1      
 92 #define PCI_PMBAR0                      0xa2      
 93 #define PCI_SMBAR1                      0xa4      
 94 #define PCI_MSIZE1                      0xa5      
 95 #define PCI_PMBAR1                      0xa6      
 96 #define PCI_SIBAR                       0xa8      
 97 #define   PCI_SIBAR_ADDRESS_MASK        0xf       
 98 #define PCI_ISIZE                       0xa9      
 99 #define   PCI_ISIZE_16M                 0xf       
100 #define   PCI_ISIZE_32M                 0xe       
101 #define   PCI_ISIZE_64M                 0xc       
102 #define   PCI_ISIZE_128M                0x8       
103 #define   PCI_ISIZE_256M                0x0       
104 #define PCI_PIBAR                       0xaa      
105 #define PCI_CPU_COUNTER_LIMIT_HI        0xac      
106 #define PCI_CPU_COUNTER_LIMIT_LO        0xb0      
107 #define PCI_CPU_COUNTER_LIMIT           0xb4      
108 #define PCI_SYS_LIMIT                   0xb8      
109 #define PCI_SYS_COUNTER                 0xbc      
110 #define   PCI_SYS_COUNTER_OVERFLOW      (1<<31    
111 #define PCI_SYS_LIMIT_PSEUDO            0xc0      
112 #define PCI_USER_TIMER_CONTROL          0xc4      
113 #define PCI_USER_TIMER_CONFIG           0xc5      
114 #define PCI_COUNTER_IRQ                 0xc6      
115 #define  PCI_COUNTER_IRQ_SET(sys_irq, cpu_irq)    
116                                                   
117 #define  PCI_COUNTER_IRQ_SYS(v)                   
118 #define  PCI_COUNTER_IRQ_CPU(v)                   
119 #define PCI_PIO_ERROR_COMMAND           0xc7      
120 #define PCI_PIO_ERROR_ADDRESS           0xc8      
121 #define PCI_IOTLB_ERROR_ADDRESS         0xcc      
122 #define PCI_SYS_STATUS                  0xd0      
123 #define   PCI_SYS_STATUS_RESET_ENABLE             
124 #define   PCI_SYS_STATUS_RESET                    
125 #define   PCI_SYS_STATUS_WATCHDOG_RESET           
126 #define   PCI_SYS_STATUS_PCI_RESET                
127 #define   PCI_SYS_STATUS_PCI_RESET_ENABLE         
128 #define   PCI_SYS_STATUS_PCI_SATTELITE_MODE       
129                                                   
130 #endif /* !(__SPARC_PCIC_H) */                    
131                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php