Linux/arch/sparc/lib/copy

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

1 /* SPDX-License-Identifier: GPL-2.0 */ 1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* clear_page.S: UltraSparc optimized copy pag !! 2 /* >> 3 * arch/alpha/lib/copy_page.S 3 * 4 * 4 * Copyright (C) 1996, 1998, 1999, 2000, 2004 !! 5 * Copy an entire page. 5 * Copyright (C) 1997 Jakub Jelinek (jakub@red << 6 */ 6 */ 7 << 8 #include <linux/export.h> 7 #include <linux/export.h> 9 #include <asm/visasm.h> << 10 #include <asm/thread_info.h> << 11 #include <asm/page.h> << 12 #include <linux/pgtable.h> << 13 #include <asm/spitfire.h> << 14 #include <asm/head.h> << 15 << 16 /* What we used to do was lock a TLB e << 17 * TLB slot, clear the page with inter << 18 * restore the original TLB entry. Th << 19 * disturbing the TLB as little as pos << 20 * we had to keep interrupts disabled << 21 * << 22 * Now, we simply use the normal TLB l << 23 * and this makes the cpu choose a slo << 24 * Then we do a normal TLB flush on ex << 25 * disable preemption during the clear << 26 */ << 27 << 28 #define DCACHE_SIZE (PAGE_SIZE * 2) << 29 << 30 #if (PAGE_SHIFT == 13) << 31 #define PAGE_SIZE_REM 0x80 << 32 #elif (PAGE_SHIFT == 16) << 33 #define PAGE_SIZE_REM 0x100 << 34 #else << 35 #error Wrong PAGE_SHIFT specified << 36 #endif << 37 << 38 #define TOUCH(reg0, reg1, reg2, reg3, reg4, re << 39 fsrc2 %reg0, %f48; fsrc2 %reg1, << 40 fsrc2 %reg2, %f52; fsrc2 %reg3, << 41 fsrc2 %reg4, %f56; fsrc2 %reg5, << 42 fsrc2 %reg6, %f60; fsrc2 %reg7, << 43 << 44 .text 8 .text >> 9 .align 4 >> 10 .global copy_page >> 11 .ent copy_page >> 12 copy_page: >> 13 .prologue 0 >> 14 >> 15 lda $18,128 >> 16 nop >> 17 unop >> 18 nop >> 19 >> 20 1: ldq $0,0($17) >> 21 ldq $1,8($17) >> 22 ldq $2,16($17) >> 23 ldq $3,24($17) >> 24 >> 25 ldq $4,32($17) >> 26 ldq $5,40($17) >> 27 ldq $6,48($17) >> 28 ldq $7,56($17) >> 29 >> 30 stq $0,0($16) >> 31 subq $18,1,$18 >> 32 stq $1,8($16) >> 33 addq $17,64,$17 >> 34 >> 35 stq $2,16($16) >> 36 stq $3,24($16) >> 37 stq $4,32($16) >> 38 stq $5,40($16) >> 39 >> 40 stq $6,48($16) >> 41 stq $7,56($16) >> 42 addq $16,64,$16 >> 43 bne $18, 1b >> 44 >> 45 ret >> 46 nop >> 47 unop >> 48 nop 45 49 46 .align 32 !! 50 .end copy_page 47 .globl copy_user_page !! 51 EXPORT_SYMBOL(copy_page) 48 .type copy_user_page,#functi << 49 EXPORT_SYMBOL(copy_user_page) << 50 copy_user_page: /* %o0=dest, %o1=src, << 51 lduw [%g6 + TI_PRE_COUNT], << 52 sethi %hi(PAGE_OFFSET), %g2 << 53 sethi %hi(PAGE_SIZE), %o3 << 54 << 55 ldx [%g2 + %lo(PAGE_OFFSET << 56 sethi %hi(PAGE_KERNEL_LOCKED << 57 << 58 ldx [%g3 + %lo(PAGE_KERNEL << 59 sub %o0, %g2, %g1 << 60 << 61 sub %o1, %g2, %g2 << 62 << 63 and %o2, %o3, %o0 << 64 or %g1, %g3, %g1 << 65 << 66 or %g2, %g3, %g2 << 67 sethi %hi(TLBTEMP_BASE), %o3 << 68 << 69 sethi %hi(DCACHE_SIZE), %o1 << 70 add %o0, %o3, %o0 << 71 << 72 add %o4, 1, %o2 << 73 add %o0, %o1, %o1 << 74 << 75 /* Disable preemption. */ << 76 mov TLB_TAG_ACCESS, %g3 << 77 stw %o2, [%g6 + TI_PRE_COU << 78 << 79 /* Load TLB entries. */ << 80 rdpr %pstate, %o2 << 81 wrpr %o2, PSTATE_IE, %pstat << 82 stxa %o0, [%g3] ASI_DMMU << 83 stxa %g1, [%g0] ASI_DTLB_DA << 84 membar #Sync << 85 stxa %o1, [%g3] ASI_DMMU << 86 stxa %g2, [%g0] ASI_DTLB_DA << 87 membar #Sync << 88 wrpr %o2, 0x0, %pstate << 89 << 90 cheetah_copy_page_insn: << 91 ba,pt %xcc, 9f << 92 nop << 93 << 94 1: << 95 VISEntryHalf << 96 membar #StoreLoad | #StoreSto << 97 sethi %hi((PAGE_SIZE/64)-2), << 98 mov %o0, %g1 << 99 prefetch [%o1 + 0x000], #one_re << 100 or %o2, %lo((PAGE_SIZE/64 << 101 prefetch [%o1 + 0x040], #one_re << 102 prefetch [%o1 + 0x080], #one_re << 103 prefetch [%o1 + 0x0c0], #one_re << 104 ldd [%o1 + 0x000], %f0 << 105 prefetch [%o1 + 0x100], #one_re << 106 ldd [%o1 + 0x008], %f2 << 107 prefetch [%o1 + 0x140], #one_re << 108 ldd [%o1 + 0x010], %f4 << 109 prefetch [%o1 + 0x180], #one_re << 110 fsrc2 %f0, %f16 << 111 ldd [%o1 + 0x018], %f6 << 112 fsrc2 %f2, %f18 << 113 ldd [%o1 + 0x020], %f8 << 114 fsrc2 %f4, %f20 << 115 ldd [%o1 + 0x028], %f10 << 116 fsrc2 %f6, %f22 << 117 ldd [%o1 + 0x030], %f12 << 118 fsrc2 %f8, %f24 << 119 ldd [%o1 + 0x038], %f14 << 120 fsrc2 %f10, %f26 << 121 ldd [%o1 + 0x040], %f0 << 122 1: ldd [%o1 + 0x048], %f2 << 123 fsrc2 %f12, %f28 << 124 ldd [%o1 + 0x050], %f4 << 125 fsrc2 %f14, %f30 << 126 stda %f16, [%o0] ASI_BLK_P << 127 ldd [%o1 + 0x058], %f6 << 128 fsrc2 %f0, %f16 << 129 ldd [%o1 + 0x060], %f8 << 130 fsrc2 %f2, %f18 << 131 ldd [%o1 + 0x068], %f10 << 132 fsrc2 %f4, %f20 << 133 ldd [%o1 + 0x070], %f12 << 134 fsrc2 %f6, %f22 << 135 ldd [%o1 + 0x078], %f14 << 136 fsrc2 %f8, %f24 << 137 ldd [%o1 + 0x080], %f0 << 138 prefetch [%o1 + 0x180], #one_re << 139 fsrc2 %f10, %f26 << 140 subcc %o2, 1, %o2 << 141 add %o0, 0x40, %o0 << 142 bne,pt %xcc, 1b << 143 add %o1, 0x40, %o1 << 144 << 145 ldd [%o1 + 0x048], %f2 << 146 fsrc2 %f12, %f28 << 147 ldd [%o1 + 0x050], %f4 << 148 fsrc2 %f14, %f30 << 149 stda %f16, [%o0] ASI_BLK_P << 150 ldd [%o1 + 0x058], %f6 << 151 fsrc2 %f0, %f16 << 152 ldd [%o1 + 0x060], %f8 << 153 fsrc2 %f2, %f18 << 154 ldd [%o1 + 0x068], %f10 << 155 fsrc2 %f4, %f20 << 156 ldd [%o1 + 0x070], %f12 << 157 fsrc2 %f6, %f22 << 158 add %o0, 0x40, %o0 << 159 ldd [%o1 + 0x078], %f14 << 160 fsrc2 %f8, %f24 << 161 fsrc2 %f10, %f26 << 162 fsrc2 %f12, %f28 << 163 fsrc2 %f14, %f30 << 164 stda %f16, [%o0] ASI_BLK_P << 165 membar #Sync << 166 VISExitHalf << 167 ba,pt %xcc, 5f << 168 nop << 169 << 170 9: << 171 VISEntry << 172 ldub [%g6 + TI_FAULT_CODE], << 173 mov %o0, %g1 << 174 cmp %g3, 0 << 175 rd %asi, %g3 << 176 be,a,pt %icc, 1f << 177 wr %g0, ASI_BLK_P, %asi << 178 wr %g0, ASI_BLK_COMMIT_P, << 179 1: ldda [%o1] ASI_BLK_P, %f0 << 180 add %o1, 0x40, %o1 << 181 ldda [%o1] ASI_BLK_P, %f16 << 182 add %o1, 0x40, %o1 << 183 sethi %hi(PAGE_SIZE), %o2 << 184 1: TOUCH(f0, f2, f4, f6, f8, f10, f12, f1 << 185 ldda [%o1] ASI_BLK_P, %f32 << 186 stda %f48, [%o0] %asi << 187 add %o1, 0x40, %o1 << 188 sub %o2, 0x40, %o2 << 189 add %o0, 0x40, %o0 << 190 TOUCH(f16, f18, f20, f22, f24, f26, f2 << 191 ldda [%o1] ASI_BLK_P, %f0 << 192 stda %f48, [%o0] %asi << 193 add %o1, 0x40, %o1 << 194 sub %o2, 0x40, %o2 << 195 add %o0, 0x40, %o0 << 196 TOUCH(f32, f34, f36, f38, f40, f42, f4 << 197 ldda [%o1] ASI_BLK_P, %f16 << 198 stda %f48, [%o0] %asi << 199 sub %o2, 0x40, %o2 << 200 add %o1, 0x40, %o1 << 201 cmp %o2, PAGE_SIZE_REM << 202 bne,pt %xcc, 1b << 203 add %o0, 0x40, %o0 << 204 #if (PAGE_SHIFT == 16) << 205 TOUCH(f0, f2, f4, f6, f8, f10, f12, f1 << 206 ldda [%o1] ASI_BLK_P, %f32 << 207 stda %f48, [%o0] %asi << 208 add %o1, 0x40, %o1 << 209 sub %o2, 0x40, %o2 << 210 add %o0, 0x40, %o0 << 211 TOUCH(f16, f18, f20, f22, f24, f26, f2 << 212 ldda [%o1] ASI_BLK_P, %f0 << 213 stda %f48, [%o0] %asi << 214 add %o1, 0x40, %o1 << 215 sub %o2, 0x40, %o2 << 216 add %o0, 0x40, %o0 << 217 membar #Sync << 218 stda %f32, [%o0] %asi << 219 add %o0, 0x40, %o0 << 220 stda %f0, [%o0] %asi << 221 #else << 222 membar #Sync << 223 stda %f0, [%o0] %asi << 224 add %o0, 0x40, %o0 << 225 stda %f16, [%o0] %asi << 226 #endif << 227 membar #Sync << 228 wr %g3, 0x0, %asi << 229 VISExit << 230 << 231 5: << 232 stxa %g0, [%g1] ASI_DMMU_DE << 233 membar #Sync << 234 << 235 sethi %hi(DCACHE_SIZE), %g2 << 236 stxa %g0, [%g1 + %g2] ASI_D << 237 membar #Sync << 238 << 239 retl << 240 stw %o4, [%g6 + TI_PRE_COU << 241 << 242 .size copy_user_page, .-copy << 243 << 244 .globl cheetah_patch_copy_pag << 245 cheetah_patch_copy_page: << 246 sethi %hi(0x01000000), %o1 << 247 sethi %hi(cheetah_copy_page_ << 248 or %o0, %lo(cheetah_copy_ << 249 stw %o1, [%o0] << 250 membar #StoreStore << 251 flush %o0 << 252 retl << 253 nop <<

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

TOMOYO Linux Cross Reference
Linux/arch/sparc/lib/copy_page.S

Diff markup

Differences between /arch/sparc/lib/copy_page.S (Architecture mips) and /arch/alpha/lib/copy_page.S (Architecture alpha)

TOMOYO Linux Cross Reference Linux/arch/sparc/lib/copy_page.S

Diff markup

Differences between /arch/sparc/lib/copy_page.S (Architecture mips) and /arch/alpha/lib/copy_page.S (Architecture alpha)

TOMOYO Linux Cross Reference
Linux/arch/sparc/lib/copy_page.S