1 # SPDX-License-Identifier: GPL-2.0 !! 1 comment "Processor Type"
2 # Put here option for CPU selection and depend !! 2
3 choice 3 choice
4 prompt "Processor family" !! 4 prompt "CPU family support"
5 default M686 if X86_32 !! 5 default M68KCLASSIC if MMU
6 default GENERIC_CPU if X86_64 !! 6 default COLDFIRE if !MMU
7 help !! 7 help
8 This is the processor type of your C !! 8 The Freescale (was Motorola) M68K family of processors implements
9 used for optimizing purposes. In ord !! 9 the full 68000 processor instruction set.
10 that can run on all supported x86 CP !! 10 The Freescale ColdFire family of processors is a modern derivative
11 optimally fast), you can specify "48 !! 11 of the 68000 processor family. They are mainly targeted at embedded
12 !! 12 applications, and are all System-On-Chip (SOC) devices, as opposed
13 Note that the 386 is no longer suppo !! 13 to stand alone CPUs. They implement a subset of the original 68000
14 AMD/Cyrix/Intel 386DX/DXL/SL/SLC/SX, !! 14 processor instruction set.
15 UMC 486SX-S and the NexGen Nx586. !! 15 If you anticipate running this kernel on a computer with a classic
16 !! 16 MC68xxx processor, select M68KCLASSIC.
17 The kernel will not necessarily run !! 17 If you anticipate running this kernel on a computer with a ColdFire
18 the one you have chosen, e.g. a Pent !! 18 processor, select COLDFIRE.
19 a PPro, but not necessarily on a i48 !! 19
20 !! 20 config M68KCLASSIC
21 Here are the settings recommended fo !! 21 bool "Classic M68K CPU family support"
22 - "486" for the AMD/Cyrix/IBM/Intel !! 22
23 SL/SLC/SLC2/SLC3/SX/SX2 and UMC U5 !! 23 config COLDFIRE
24 - "586" for generic Pentium CPUs lac !! 24 bool "Coldfire CPU family support"
25 (time stamp counter) register. !! 25 select ARCH_HAVE_CUSTOM_GPIO_H
26 - "Pentium-Classic" for the Intel Pe !! 26 select CPU_HAS_NO_BITFIELDS
27 - "Pentium-MMX" for the Intel Pentiu !! 27 select CPU_HAS_NO_MULDIV64
28 - "Pentium-Pro" for the Intel Pentiu !! 28 select GENERIC_CSUM
29 - "Pentium-II" for the Intel Pentium !! 29 select GPIOLIB
30 - "Pentium-III" for the Intel Pentiu !! 30 select HAVE_CLK
31 - "Pentium-4" for the Intel Pentium <<
32 - "K6" for the AMD K6, K6-II and K6- <<
33 - "Athlon" for the AMD K7 family (At <<
34 - "Opteron/Athlon64/Hammer/K8" for a <<
35 - "Crusoe" for the Transmeta Crusoe <<
36 - "Efficeon" for the Transmeta Effic <<
37 - "Winchip-C6" for original IDT Winc <<
38 - "Winchip-2" for IDT Winchips with <<
39 - "AMD Elan" for the 32-bit AMD Elan <<
40 - "GeodeGX1" for Geode GX1 (Cyrix Me <<
41 - "Geode GX/LX" For AMD Geode GX and <<
42 - "CyrixIII/VIA C3" for VIA Cyrix II <<
43 - "VIA C3-2" for VIA C3-2 "Nehemiah" <<
44 - "VIA C7" for VIA C7. <<
45 - "Intel P4" for the Pentium 4/Netbu <<
46 - "Core 2/newer Xeon" for all core2 <<
47 - "Intel Atom" for the Atom-microarc <<
48 - "Generic-x86-64" for a kernel whic <<
49 <<
50 See each option's help text for addi <<
51 what to do, choose "486". <<
52 <<
53 config M486SX <<
54 bool "486SX" <<
55 depends on X86_32 <<
56 help <<
57 Select this for an 486-class CPU wit <<
58 AMD/Cyrix/IBM/Intel SL/SLC/SLC2/SLC3 <<
59 <<
60 config M486 <<
61 bool "486DX" <<
62 depends on X86_32 <<
63 help <<
64 Select this for an 486-class CPU suc <<
65 486DX/DX2/DX4 and UMC U5D. <<
66 <<
67 config M586 <<
68 bool "586/K5/5x86/6x86/6x86MX" <<
69 depends on X86_32 <<
70 help <<
71 Select this for an 586 or 686 series <<
72 the Cyrix 5x86, 6x86 and 6x86MX. Th <<
73 assume the RDTSC (Read Time Stamp Co <<
74 <<
75 config M586TSC <<
76 bool "Pentium-Classic" <<
77 depends on X86_32 <<
78 help <<
79 Select this for a Pentium Classic pr <<
80 Time Stamp Counter) instruction for <<
81 <<
82 config M586MMX <<
83 bool "Pentium-MMX" <<
84 depends on X86_32 <<
85 help <<
86 Select this for a Pentium with the M <<
87 extended instructions. <<
88 <<
89 config M686 <<
90 bool "Pentium-Pro" <<
91 depends on X86_32 <<
92 help <<
93 Select this for Intel Pentium Pro ch <<
94 Pentium Pro extended instructions, a <<
95 against the f00f bug found in earlie <<
96 <<
97 config MPENTIUMII <<
98 bool "Pentium-II/Celeron(pre-Coppermin <<
99 depends on X86_32 <<
100 help <<
101 Select this for Intel chips based on <<
102 pre-Coppermine Celeron core. This o <<
103 copy optimization, compiles the kern <<
104 tailored for the chip, and applies a <<
105 optimizations. <<
106 <<
107 config MPENTIUMIII <<
108 bool "Pentium-III/Celeron(Coppermine)/ <<
109 depends on X86_32 <<
110 help <<
111 Select this for Intel chips based on <<
112 Celeron-Coppermine core. This optio <<
113 extended prefetch instructions in ad <<
114 extensions. <<
115 <<
116 config MPENTIUMM <<
117 bool "Pentium M" <<
118 depends on X86_32 <<
119 help <<
120 Select this for Intel Pentium M (not <<
121 notebook chips. <<
122 <<
123 config MPENTIUM4 <<
124 bool "Pentium-4/Celeron(P4-based)/Pent <<
125 depends on X86_32 <<
126 help <<
127 Select this for Intel Pentium 4 chip <<
128 Pentium 4, Pentium D, P4-based Celer <<
129 Pentium-4 M (not Pentium M) chips. <<
130 flags optimized for the chip, uses t <<
131 applies any applicable optimizations <<
132 <<
133 CPUIDs: F[0-6][1-A] (in /proc/cpuinf <<
134 <<
135 Select this for: <<
136 Pentiums (Pentium 4, Pentium D, Ce <<
137 -Willamette <<
138 -Northwood <<
139 -Mobile Pentium 4 <<
140 -Mobile Pentium 4 M <<
141 -Extreme Edition (Gallatin) <<
142 -Prescott <<
143 -Prescott 2M <<
144 -Cedar Mill <<
145 -Presler <<
146 -Smithfiled <<
147 Xeons (Intel Xeon, Xeon MP, Xeon L <<
148 -Foster <<
149 -Prestonia <<
150 -Gallatin <<
151 -Nocona <<
152 -Irwindale <<
153 -Cranford <<
154 -Potomac <<
155 -Paxville <<
156 -Dempsey <<
157 <<
158 <<
159 config MK6 <<
160 bool "K6/K6-II/K6-III" <<
161 depends on X86_32 <<
162 help <<
163 Select this for an AMD K6-family pro <<
164 some extended instructions, and pass <<
165 flags to GCC. <<
166 <<
167 config MK7 <<
168 bool "Athlon/Duron/K7" <<
169 depends on X86_32 <<
170 help <<
171 Select this for an AMD Athlon K7-fam <<
172 some extended instructions, and pass <<
173 flags to GCC. <<
174 <<
175 config MK8 <<
176 bool "Opteron/Athlon64/Hammer/K8" <<
177 help <<
178 Select this for an AMD Opteron or At <<
179 Enables use of some extended instruc <<
180 optimization flags to GCC. <<
181 <<
182 config MCRUSOE <<
183 bool "Crusoe" <<
184 depends on X86_32 <<
185 help <<
186 Select this for a Transmeta Crusoe p <<
187 like a 586 with TSC, and sets some G <<
188 Pentium Pro with no alignment requir <<
189 <<
190 config MEFFICEON <<
191 bool "Efficeon" <<
192 depends on X86_32 <<
193 help <<
194 Select this for a Transmeta Efficeon <<
195 <<
196 config MWINCHIPC6 <<
197 bool "Winchip-C6" <<
198 depends on X86_32 <<
199 help <<
200 Select this for an IDT Winchip C6 ch <<
201 treat this chip as a 586TSC with som <<
202 and alignment requirements. <<
203 <<
204 config MWINCHIP3D <<
205 bool "Winchip-2/Winchip-2A/Winchip-3" <<
206 depends on X86_32 <<
207 help <<
208 Select this for an IDT Winchip-2, 2A <<
209 treat this chip as a 586TSC with som <<
210 and alignment requirements. Also en <<
211 stores for this CPU, which can incre <<
212 operations. <<
213 <<
214 config MELAN <<
215 bool "AMD Elan" <<
216 depends on X86_32 <<
217 help <<
218 Select this for an AMD Elan processo <<
219 <<
220 Do not use this option for K6/Athlon <<
221 <<
222 config MGEODEGX1 <<
223 bool "GeodeGX1" <<
224 depends on X86_32 <<
225 help <<
226 Select this for a Geode GX1 (Cyrix M <<
227 <<
228 config MGEODE_LX <<
229 bool "Geode GX/LX" <<
230 depends on X86_32 <<
231 help <<
232 Select this for AMD Geode GX and LX <<
233 <<
234 config MCYRIXIII <<
235 bool "CyrixIII/VIA-C3" <<
236 depends on X86_32 <<
237 help <<
238 Select this for a Cyrix III or C3 ch <<
239 treat this chip as a generic 586. Wh <<
240 it lacks the cmov extension which gc <<
241 generating 686 code. <<
242 Note that Nehemiah (Model 9) and abo <<
243 kernel due to them lacking the 3DNow <<
244 incarnations of the CPU. <<
245 <<
246 config MVIAC3_2 <<
247 bool "VIA C3-2 (Nehemiah)" <<
248 depends on X86_32 <<
249 help <<
250 Select this for a VIA C3 "Nehemiah". <<
251 of SSE and tells gcc to treat the CP <<
252 Note, this kernel will not boot on o <<
253 <<
254 config MVIAC7 <<
255 bool "VIA C7" <<
256 depends on X86_32 <<
257 help <<
258 Select this for a VIA C7. Selecting <<
259 shift and tells gcc to treat the CPU <<
260 <<
261 config MPSC <<
262 bool "Intel P4 / older Netburst based <<
263 depends on X86_64 <<
264 help <<
265 Optimize for Intel Pentium 4, Pentiu <<
266 Xeon CPUs with Intel 64bit which is <<
267 Note that the latest Xeons (Xeon 51x <<
268 Netburst core and shouldn't use this <<
269 using the cpu family field <<
270 in /proc/cpuinfo. Family 15 is an ol <<
271 <<
272 config MCORE2 <<
273 bool "Core 2/newer Xeon" <<
274 help <<
275 <<
276 Select this for Intel Core 2 and new <<
277 53xx) CPUs. You can distinguish newe <<
278 family in /proc/cpuinfo. Newer ones <<
279 (not a typo) <<
280 <<
281 config MATOM <<
282 bool "Intel Atom" <<
283 help <<
284 <<
285 Select this for the Intel Atom platf <<
286 in-order pipelining architecture and <<
287 accordingly optimized code. Use a re <<
288 support in order to fully benefit fr <<
289 <<
290 config GENERIC_CPU <<
291 bool "Generic-x86-64" <<
292 depends on X86_64 <<
293 help <<
294 Generic x86-64 CPU. <<
295 Run equally well on all x86-64 CPUs. <<
296 31
297 endchoice 32 endchoice
298 33
299 config X86_GENERIC !! 34 if M68KCLASSIC
300 bool "Generic x86 support" <<
301 depends on X86_32 <<
302 help <<
303 Instead of just including optimizati <<
304 x86 variant (e.g. PII, Crusoe or Ath <<
305 generic optimizations as well. This <<
306 perform better on x86 CPUs other tha <<
307 <<
308 This is really intended for distribu <<
309 generic optimizations. <<
310 <<
311 # <<
312 # Define implied options from the CPU selectio <<
313 config X86_INTERNODE_CACHE_SHIFT <<
314 int <<
315 default "12" if X86_VSMP <<
316 default X86_L1_CACHE_SHIFT <<
317 <<
318 config X86_L1_CACHE_SHIFT <<
319 int <<
320 default "7" if MPENTIUM4 || MPSC <<
321 default "6" if MK7 || MK8 || MPENTIUMM <<
322 default "4" if MELAN || M486SX || M486 <<
323 default "5" if MWINCHIP3D || MWINCHIPC <<
324 <<
325 config X86_F00F_BUG <<
326 def_bool y <<
327 depends on M586MMX || M586TSC || M586 <<
328 <<
329 config X86_INVD_BUG <<
330 def_bool y <<
331 depends on M486SX || M486 <<
332 <<
333 config X86_ALIGNMENT_16 <<
334 def_bool y <<
335 depends on MWINCHIP3D || MWINCHIPC6 || <<
336 <<
337 config X86_INTEL_USERCOPY <<
338 def_bool y <<
339 depends on MPENTIUM4 || MPENTIUMM || M <<
340 <<
341 config X86_USE_PPRO_CHECKSUM <<
342 def_bool y <<
343 depends on MWINCHIP3D || MWINCHIPC6 || <<
344 <<
345 # <<
346 # P6_NOPs are a relatively minor optimization <<
347 # 6 processor, except that it is broken on cer <<
348 # Furthermore, AMD chips prefer a totally diff <<
349 # (which work on all CPUs). In addition, it l <<
350 # does not understand them. <<
351 # <<
352 # As a result, disallow these if we're not com <<
353 # NOPs do work on all x86-64 capable chips); t <<
354 # the right-hand clause are the cores that ben <<
355 # <<
356 config X86_P6_NOP <<
357 def_bool y <<
358 depends on X86_64 <<
359 depends on (MCORE2 || MPENTIUM4 || MPS <<
360 <<
361 config X86_TSC <<
362 def_bool y <<
363 depends on (MWINCHIP3D || MCRUSOE || M <<
364 <<
365 config X86_HAVE_PAE <<
366 def_bool y <<
367 depends on MCRUSOE || MEFFICEON || MCY <<
368 <<
369 config X86_CMPXCHG64 <<
370 def_bool y <<
371 depends on X86_HAVE_PAE || M586TSC || <<
372 <<
373 # this should be set for all -march=.. options <<
374 # generates cmov. <<
375 config X86_CMOV <<
376 def_bool y <<
377 depends on (MK8 || MK7 || MCORE2 || MP <<
378 <<
379 config X86_MINIMUM_CPU_FAMILY <<
380 int <<
381 default "64" if X86_64 <<
382 default "6" if X86_32 && (MPENTIUM4 || <<
383 default "5" if X86_32 && X86_CMPXCHG64 <<
384 default "4" <<
385 <<
386 config X86_DEBUGCTLMSR <<
387 def_bool y <<
388 depends on !(MK6 || MWINCHIPC6 || MWIN <<
389 <<
390 config IA32_FEAT_CTL <<
391 def_bool y <<
392 depends on CPU_SUP_INTEL || CPU_SUP_CE <<
393 <<
394 config X86_VMX_FEATURE_NAMES <<
395 def_bool y <<
396 depends on IA32_FEAT_CTL <<
397 <<
398 menuconfig PROCESSOR_SELECT <<
399 bool "Supported processor vendors" if <<
400 help <<
401 This lets you choose what x86 vendor <<
402 will include. <<
403 35
404 config CPU_SUP_INTEL !! 36 config M68000
405 default y !! 37 bool "MC68000"
406 bool "Support Intel processors" if PRO !! 38 depends on !MMU
>> 39 select CPU_HAS_NO_BITFIELDS
>> 40 select CPU_HAS_NO_MULDIV64
>> 41 select CPU_HAS_NO_UNALIGNED
>> 42 select GENERIC_CSUM
>> 43 select CPU_NO_EFFICIENT_FFS
>> 44 select HAVE_ARCH_HASH
>> 45 help
>> 46 The Freescale (was Motorola) 68000 CPU is the first generation of
>> 47 the well known M68K family of processors. The CPU core as well as
>> 48 being available as a stand alone CPU was also used in many
>> 49 System-On-Chip devices (eg 68328, 68302, etc). It does not contain
>> 50 a paging MMU.
>> 51
>> 52 config MCPU32
>> 53 bool
>> 54 select CPU_HAS_NO_BITFIELDS
>> 55 select CPU_HAS_NO_UNALIGNED
>> 56 select CPU_NO_EFFICIENT_FFS
>> 57 help
>> 58 The Freescale (was then Motorola) CPU32 is a CPU core that is
>> 59 based on the 68020 processor. For the most part it is used in
>> 60 System-On-Chip parts, and does not contain a paging MMU.
>> 61
>> 62 config M68020
>> 63 bool "68020 support"
>> 64 depends on MMU
>> 65 select FPU
>> 66 select CPU_HAS_ADDRESS_SPACES
>> 67 help
>> 68 If you anticipate running this kernel on a computer with a MC68020
>> 69 processor, say Y. Otherwise, say N. Note that the 68020 requires a
>> 70 68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
>> 71 Sun 3, which provides its own version.
>> 72
>> 73 config M68030
>> 74 bool "68030 support"
>> 75 depends on MMU && !MMU_SUN3
>> 76 select FPU
>> 77 select CPU_HAS_ADDRESS_SPACES
>> 78 help
>> 79 If you anticipate running this kernel on a computer with a MC68030
>> 80 processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
>> 81 work, as it does not include an MMU (Memory Management Unit).
>> 82
>> 83 config M68040
>> 84 bool "68040 support"
>> 85 depends on MMU && !MMU_SUN3
>> 86 select FPU
>> 87 select CPU_HAS_ADDRESS_SPACES
>> 88 help
>> 89 If you anticipate running this kernel on a computer with a MC68LC040
>> 90 or MC68040 processor, say Y. Otherwise, say N. Note that an
>> 91 MC68EC040 will not work, as it does not include an MMU (Memory
>> 92 Management Unit).
>> 93
>> 94 config M68060
>> 95 bool "68060 support"
>> 96 depends on MMU && !MMU_SUN3
>> 97 select FPU
>> 98 select CPU_HAS_ADDRESS_SPACES
>> 99 help
>> 100 If you anticipate running this kernel on a computer with a MC68060
>> 101 processor, say Y. Otherwise, say N.
>> 102
>> 103 config M68328
>> 104 bool "MC68328"
>> 105 depends on !MMU
>> 106 select M68000
>> 107 help
>> 108 Motorola 68328 processor support.
>> 109
>> 110 config M68EZ328
>> 111 bool "MC68EZ328"
>> 112 depends on !MMU
>> 113 select M68000
>> 114 help
>> 115 Motorola 68EX328 processor support.
>> 116
>> 117 config M68VZ328
>> 118 bool "MC68VZ328"
>> 119 depends on !MMU
>> 120 select M68000
407 help 121 help
408 This enables detection, tunings and !! 122 Motorola 68VZ328 processor support.
409 123
410 You need this enabled if you want yo !! 124 endif # M68KCLASSIC
411 Intel CPU. Disabling this option on <<
412 makes the kernel a tiny bit smaller. <<
413 CPU might render the kernel unbootab <<
414 125
415 If unsure, say N. !! 126 if COLDFIRE
416 127
417 config CPU_SUP_CYRIX_32 !! 128 choice
418 default y !! 129 prompt "ColdFire SoC type"
419 bool "Support Cyrix processors" if PRO !! 130 default M520x
420 depends on M486SX || M486 || M586 || M <<
421 help 131 help
422 This enables detection, tunings and !! 132 Select the type of ColdFire System-on-Chip (SoC) that you want
423 !! 133 to build for.
424 You need this enabled if you want yo <<
425 Cyrix CPU. Disabling this option on <<
426 makes the kernel a tiny bit smaller. <<
427 CPU might render the kernel unbootab <<
428 <<
429 If unsure, say N. <<
430 134
431 config CPU_SUP_AMD !! 135 config M5206
432 default y !! 136 bool "MCF5206"
433 bool "Support AMD processors" if PROCE !! 137 depends on !MMU
>> 138 select COLDFIRE_SW_A7
>> 139 select HAVE_MBAR
>> 140 select CPU_NO_EFFICIENT_FFS
>> 141 help
>> 142 Motorola ColdFire 5206 processor support.
>> 143
>> 144 config M5206e
>> 145 bool "MCF5206e"
>> 146 depends on !MMU
>> 147 select COLDFIRE_SW_A7
>> 148 select HAVE_MBAR
>> 149 select CPU_NO_EFFICIENT_FFS
>> 150 help
>> 151 Motorola ColdFire 5206e processor support.
>> 152
>> 153 config M520x
>> 154 bool "MCF520x"
>> 155 depends on !MMU
>> 156 select GENERIC_CLOCKEVENTS
>> 157 select HAVE_CACHE_SPLIT
>> 158 help
>> 159 Freescale Coldfire 5207/5208 processor support.
>> 160
>> 161 config M523x
>> 162 bool "MCF523x"
>> 163 depends on !MMU
>> 164 select GENERIC_CLOCKEVENTS
>> 165 select HAVE_CACHE_SPLIT
>> 166 select HAVE_IPSBAR
>> 167 help
>> 168 Freescale Coldfire 5230/1/2/4/5 processor support
>> 169
>> 170 config M5249
>> 171 bool "MCF5249"
>> 172 depends on !MMU
>> 173 select COLDFIRE_SW_A7
>> 174 select HAVE_MBAR
>> 175 select CPU_NO_EFFICIENT_FFS
>> 176 help
>> 177 Motorola ColdFire 5249 processor support.
>> 178
>> 179 config M525x
>> 180 bool "MCF525x"
>> 181 depends on !MMU
>> 182 select COLDFIRE_SW_A7
>> 183 select HAVE_MBAR
>> 184 select CPU_NO_EFFICIENT_FFS
>> 185 help
>> 186 Freescale (Motorola) Coldfire 5251/5253 processor support.
>> 187
>> 188 config M5271
>> 189 bool "MCF5271"
>> 190 depends on !MMU
>> 191 select M527x
>> 192 select HAVE_CACHE_SPLIT
>> 193 select HAVE_IPSBAR
>> 194 select GENERIC_CLOCKEVENTS
>> 195 help
>> 196 Freescale (Motorola) ColdFire 5270/5271 processor support.
>> 197
>> 198 config M5272
>> 199 bool "MCF5272"
>> 200 depends on !MMU
>> 201 select COLDFIRE_SW_A7
>> 202 select HAVE_MBAR
>> 203 select CPU_NO_EFFICIENT_FFS
>> 204 help
>> 205 Motorola ColdFire 5272 processor support.
>> 206
>> 207 config M5275
>> 208 bool "MCF5275"
>> 209 depends on !MMU
>> 210 select M527x
>> 211 select HAVE_CACHE_SPLIT
>> 212 select HAVE_IPSBAR
>> 213 select GENERIC_CLOCKEVENTS
>> 214 help
>> 215 Freescale (Motorola) ColdFire 5274/5275 processor support.
>> 216
>> 217 config M528x
>> 218 bool "MCF528x"
>> 219 depends on !MMU
>> 220 select GENERIC_CLOCKEVENTS
>> 221 select HAVE_CACHE_SPLIT
>> 222 select HAVE_IPSBAR
>> 223 help
>> 224 Motorola ColdFire 5280/5282 processor support.
>> 225
>> 226 config M5307
>> 227 bool "MCF5307"
>> 228 depends on !MMU
>> 229 select COLDFIRE_SW_A7
>> 230 select HAVE_CACHE_CB
>> 231 select HAVE_MBAR
>> 232 select CPU_NO_EFFICIENT_FFS
>> 233 help
>> 234 Motorola ColdFire 5307 processor support.
>> 235
>> 236 config M532x
>> 237 bool "MCF532x"
>> 238 depends on !MMU
>> 239 select M53xx
>> 240 select HAVE_CACHE_CB
>> 241 help
>> 242 Freescale (Motorola) ColdFire 532x processor support.
>> 243
>> 244 config M537x
>> 245 bool "MCF537x"
>> 246 depends on !MMU
>> 247 select M53xx
>> 248 select HAVE_CACHE_CB
>> 249 help
>> 250 Freescale ColdFire 537x processor support.
>> 251
>> 252 config M5407
>> 253 bool "MCF5407"
>> 254 depends on !MMU
>> 255 select COLDFIRE_SW_A7
>> 256 select HAVE_CACHE_CB
>> 257 select HAVE_MBAR
>> 258 select CPU_NO_EFFICIENT_FFS
>> 259 help
>> 260 Motorola ColdFire 5407 processor support.
>> 261
>> 262 config M547x
>> 263 bool "MCF547x"
>> 264 select M54xx
>> 265 select MMU_COLDFIRE if MMU
>> 266 select FPU if MMU
>> 267 select HAVE_CACHE_CB
>> 268 select HAVE_MBAR
>> 269 select CPU_NO_EFFICIENT_FFS
>> 270 help
>> 271 Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
>> 272
>> 273 config M548x
>> 274 bool "MCF548x"
>> 275 select MMU_COLDFIRE if MMU
>> 276 select FPU if MMU
>> 277 select M54xx
>> 278 select HAVE_CACHE_CB
>> 279 select HAVE_MBAR
>> 280 select CPU_NO_EFFICIENT_FFS
>> 281 help
>> 282 Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
>> 283
>> 284 config M5441x
>> 285 bool "MCF5441x"
>> 286 depends on !MMU
>> 287 select GENERIC_CLOCKEVENTS
>> 288 select HAVE_CACHE_CB
434 help 289 help
435 This enables detection, tunings and !! 290 Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
436 291
437 You need this enabled if you want yo !! 292 endchoice
438 AMD CPU. Disabling this option on ot <<
439 makes the kernel a tiny bit smaller. <<
440 CPU might render the kernel unbootab <<
441 293
442 If unsure, say N. !! 294 config M527x
>> 295 bool
443 296
444 config CPU_SUP_HYGON !! 297 config M53xx
445 default y !! 298 bool
446 bool "Support Hygon processors" if PRO <<
447 select CPU_SUP_AMD <<
448 help <<
449 This enables detection, tunings and <<
450 299
451 You need this enabled if you want yo !! 300 config M54xx
452 Hygon CPU. Disabling this option on !! 301 bool
453 makes the kernel a tiny bit smaller. <<
454 CPU might render the kernel unbootab <<
455 302
456 If unsure, say N. !! 303 endif # COLDFIRE
457 !! 304
458 config CPU_SUP_CENTAUR !! 305
>> 306 comment "Processor Specific Options"
>> 307
>> 308 config M68KFPU_EMU
>> 309 bool "Math emulation support"
>> 310 depends on MMU
>> 311 help
>> 312 At some point in the future, this will cause floating-point math
>> 313 instructions to be emulated by the kernel on machines that lack a
>> 314 floating-point math coprocessor. Thrill-seekers and chronically
>> 315 sleep-deprived psychotic hacker types can say Y now, everyone else
>> 316 should probably wait a while.
>> 317
>> 318 config M68KFPU_EMU_EXTRAPREC
>> 319 bool "Math emulation extra precision"
>> 320 depends on M68KFPU_EMU
>> 321 help
>> 322 The fpu uses normally a few bit more during calculations for
>> 323 correct rounding, the emulator can (often) do the same but this
>> 324 extra calculation can cost quite some time, so you can disable
>> 325 it here. The emulator will then "only" calculate with a 64 bit
>> 326 mantissa and round slightly incorrect, what is more than enough
>> 327 for normal usage.
>> 328
>> 329 config M68KFPU_EMU_ONLY
>> 330 bool "Math emulation only kernel"
>> 331 depends on M68KFPU_EMU
>> 332 help
>> 333 This option prevents any floating-point instructions from being
>> 334 compiled into the kernel, thereby the kernel doesn't save any
>> 335 floating point context anymore during task switches, so this
>> 336 kernel will only be usable on machines without a floating-point
>> 337 math coprocessor. This makes the kernel a bit faster as no tests
>> 338 needs to be executed whether a floating-point instruction in the
>> 339 kernel should be executed or not.
>> 340
>> 341 config ADVANCED
>> 342 bool "Advanced configuration options"
>> 343 depends on MMU
>> 344 ---help---
>> 345 This gives you access to some advanced options for the CPU. The
>> 346 defaults should be fine for most users, but these options may make
>> 347 it possible for you to improve performance somewhat if you know what
>> 348 you are doing.
>> 349
>> 350 Note that the answer to this question won't directly affect the
>> 351 kernel: saying N will just cause the configurator to skip all
>> 352 the questions about these options.
>> 353
>> 354 Most users should say N to this question.
>> 355
>> 356 config RMW_INSNS
>> 357 bool "Use read-modify-write instructions"
>> 358 depends on ADVANCED
>> 359 ---help---
>> 360 This allows to use certain instructions that work with indivisible
>> 361 read-modify-write bus cycles. While this is faster than the
>> 362 workaround of disabling interrupts, it can conflict with DMA
>> 363 ( = direct memory access) on many Amiga systems, and it is also said
>> 364 to destabilize other machines. It is very likely that this will
>> 365 cause serious problems on any Amiga or Atari Medusa if set. The only
>> 366 configuration where it should work are 68030-based Ataris, where it
>> 367 apparently improves performance. But you've been warned! Unless you
>> 368 really know what you are doing, say N. Try Y only if you're quite
>> 369 adventurous.
>> 370
>> 371 config SINGLE_MEMORY_CHUNK
>> 372 bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
>> 373 depends on MMU
>> 374 default y if SUN3
>> 375 select NEED_MULTIPLE_NODES
>> 376 help
>> 377 Ignore all but the first contiguous chunk of physical memory for VM
>> 378 purposes. This will save a few bytes kernel size and may speed up
>> 379 some operations. Say N if not sure.
>> 380
>> 381 config ARCH_DISCONTIGMEM_ENABLE
>> 382 def_bool MMU && !SINGLE_MEMORY_CHUNK
>> 383
>> 384 config 060_WRITETHROUGH
>> 385 bool "Use write-through caching for 68060 supervisor accesses"
>> 386 depends on ADVANCED && M68060
>> 387 ---help---
>> 388 The 68060 generally uses copyback caching of recently accessed data.
>> 389 Copyback caching means that memory writes will be held in an on-chip
>> 390 cache and only written back to memory some time later. Saying Y
>> 391 here will force supervisor (kernel) accesses to use writethrough
>> 392 caching. Writethrough caching means that data is written to memory
>> 393 straight away, so that cache and memory data always agree.
>> 394 Writethrough caching is less efficient, but is needed for some
>> 395 drivers on 68060 based systems where the 68060 bus snooping signal
>> 396 is hardwired on. The 53c710 SCSI driver is known to suffer from
>> 397 this problem.
>> 398
>> 399 config M68K_L2_CACHE
>> 400 bool
>> 401 depends on MAC
459 default y 402 default y
460 bool "Support Centaur processors" if P <<
461 help <<
462 This enables detection, tunings and <<
463 <<
464 You need this enabled if you want yo <<
465 Centaur CPU. Disabling this option o <<
466 makes the kernel a tiny bit smaller. <<
467 CPU might render the kernel unbootab <<
468 403
469 If unsure, say N. !! 404 config NODES_SHIFT
470 !! 405 int
471 config CPU_SUP_TRANSMETA_32 !! 406 default "3"
472 default y !! 407 depends on !SINGLE_MEMORY_CHUNK
473 bool "Support Transmeta processors" if <<
474 depends on !64BIT <<
475 help <<
476 This enables detection, tunings and <<
477 408
478 You need this enabled if you want yo !! 409 config CPU_HAS_NO_BITFIELDS
479 Transmeta CPU. Disabling this option !! 410 bool
480 makes the kernel a tiny bit smaller. <<
481 CPU might render the kernel unbootab <<
482 411
483 If unsure, say N. !! 412 config CPU_HAS_NO_MULDIV64
>> 413 bool
484 414
485 config CPU_SUP_UMC_32 !! 415 config CPU_HAS_NO_UNALIGNED
486 default y !! 416 bool
487 bool "Support UMC processors" if PROCE !! 417
488 depends on M486SX || M486 || (EXPERT & !! 418 config CPU_HAS_ADDRESS_SPACES
>> 419 bool
>> 420
>> 421 config FPU
>> 422 bool
>> 423
>> 424 config COLDFIRE_SW_A7
>> 425 bool
>> 426
>> 427 config HAVE_CACHE_SPLIT
>> 428 bool
>> 429
>> 430 config HAVE_CACHE_CB
>> 431 bool
>> 432
>> 433 config HAVE_MBAR
>> 434 bool
>> 435
>> 436 config HAVE_IPSBAR
>> 437 bool
>> 438
>> 439 config CLOCK_FREQ
>> 440 int "Set the core clock frequency"
>> 441 default "25000000" if M5206
>> 442 default "54000000" if M5206e
>> 443 default "166666666" if M520x
>> 444 default "140000000" if M5249
>> 445 default "150000000" if M527x || M523x
>> 446 default "90000000" if M5307
>> 447 default "50000000" if M5407
>> 448 default "266000000" if M54xx
>> 449 default "66666666"
>> 450 depends on COLDFIRE
>> 451 help
>> 452 Define the CPU clock frequency in use. This is the core clock
>> 453 frequency, it may or may not be the same as the external clock
>> 454 crystal fitted to your board. Some processors have an internal
>> 455 PLL and can have their frequency programmed at run time, others
>> 456 use internal dividers. In general the kernel won't setup a PLL
>> 457 if it is fitted (there are some exceptions). This value will be
>> 458 specific to the exact CPU that you are using.
>> 459
>> 460 config OLDMASK
>> 461 bool "Old mask 5307 (1H55J) silicon"
>> 462 depends on M5307
489 help 463 help
490 This enables detection, tunings and !! 464 Build support for the older revision ColdFire 5307 silicon.
>> 465 Specifically this is the 1H55J mask revision.
491 466
492 You need this enabled if you want yo !! 467 if HAVE_CACHE_SPLIT
493 UMC CPU. Disabling this option on ot !! 468 choice
494 makes the kernel a tiny bit smaller. !! 469 prompt "Split Cache Configuration"
495 CPU might render the kernel unbootab !! 470 default CACHE_I
496 471
497 If unsure, say N. !! 472 config CACHE_I
>> 473 bool "Instruction"
>> 474 help
>> 475 Use all of the ColdFire CPU cache memory as an instruction cache.
498 476
499 config CPU_SUP_ZHAOXIN !! 477 config CACHE_D
500 default y !! 478 bool "Data"
501 bool "Support Zhaoxin processors" if P <<
502 help 479 help
503 This enables detection, tunings and !! 480 Use all of the ColdFire CPU cache memory as a data cache.
504 481
505 You need this enabled if you want yo !! 482 config CACHE_BOTH
506 Zhaoxin CPU. Disabling this option o !! 483 bool "Both"
507 makes the kernel a tiny bit smaller. !! 484 help
508 CPU might render the kernel unbootab !! 485 Split the ColdFire CPU cache, and use half as an instruction cache
>> 486 and half as a data cache.
>> 487 endchoice
>> 488 endif
509 489
510 If unsure, say N. !! 490 if HAVE_CACHE_CB
>> 491 choice
>> 492 prompt "Data cache mode"
>> 493 default CACHE_WRITETHRU
511 494
512 config CPU_SUP_VORTEX_32 !! 495 config CACHE_WRITETHRU
513 default y !! 496 bool "Write-through"
514 bool "Support Vortex processors" if PR <<
515 depends on X86_32 <<
516 help 497 help
517 This enables detection, tunings and !! 498 The ColdFire CPU cache is set into Write-through mode.
518 499
519 You need this enabled if you want yo !! 500 config CACHE_COPYBACK
520 Vortex CPU. Disabling this option on !! 501 bool "Copy-back"
521 makes the kernel a tiny bit smaller. !! 502 help
>> 503 The ColdFire CPU cache is set into Copy-back mode.
>> 504 endchoice
>> 505 endif
522 506
523 If unsure, say N. <<
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.