1 # SPDX-License-Identifier: GPL-2.0 !! 1 config MIPS
2 # Select 32 or 64 bit !! 2 bool
3 config 64BIT !! 3 default y
4 bool "64-bit kernel" if "$(ARCH)" = "x !! 4 select ARCH_SUPPORTS_UPROBES
5 default "$(ARCH)" != "i386" <<
6 help <<
7 Say yes to build a 64-bit kernel - f <<
8 Say no to build a 32-bit kernel - fo <<
9 <<
10 config X86_32 <<
11 def_bool y <<
12 depends on !64BIT <<
13 # Options that are inherently 32-bit k <<
14 select ARCH_WANT_IPC_PARSE_VERSION <<
15 select CLKSRC_I8253 <<
16 select CLONE_BACKWARDS <<
17 select GENERIC_VDSO_32 <<
18 select HAVE_DEBUG_STACKOVERFLOW <<
19 select KMAP_LOCAL <<
20 select MODULES_USE_ELF_REL <<
21 select OLD_SIGACTION <<
22 select ARCH_SPLIT_ARG64 <<
23 <<
24 config X86_64 <<
25 def_bool y <<
26 depends on 64BIT <<
27 # Options that are inherently 64-bit k <<
28 select ARCH_HAS_GIGANTIC_PAGE <<
29 select ARCH_SUPPORTS_INT128 if CC_HAS_ <<
30 select ARCH_SUPPORTS_PER_VMA_LOCK <<
31 select ARCH_SUPPORTS_HUGE_PFNMAP if TR <<
32 select HAVE_ARCH_SOFT_DIRTY <<
33 select MODULES_USE_ELF_RELA <<
34 select NEED_DMA_MAP_STATE <<
35 select SWIOTLB <<
36 select ARCH_HAS_ELFCORE_COMPAT <<
37 select ZONE_DMA32 <<
38 select EXECMEM if DYNAMIC_FTRACE <<
39 <<
40 config FORCE_DYNAMIC_FTRACE <<
41 def_bool y <<
42 depends on X86_32 <<
43 depends on FUNCTION_TRACER <<
44 select DYNAMIC_FTRACE <<
45 help <<
46 We keep the static function tracing <<
47 in order to test the non static func <<
48 generic code, as other architectures <<
49 only need to keep it around for x86_ <<
50 for x86_32. For x86_32, force DYNAMI <<
51 # <<
52 # Arch settings <<
53 # <<
54 # ( Note that options that are marked 'if X86_ <<
55 # ported to 32-bit as well. ) <<
56 # <<
57 config X86 <<
58 def_bool y <<
59 # <<
60 # Note: keep this list sorted alphabet <<
61 # <<
62 select ACPI_LEGACY_TABLES_LOOKUP <<
63 select ACPI_SYSTEM_POWER_STATES_SUPPOR <<
64 select ACPI_HOTPLUG_CPU <<
65 select ARCH_32BIT_OFF_T <<
66 select ARCH_CLOCKSOURCE_INIT <<
67 select ARCH_CONFIGURES_CPU_MITIGATIONS <<
68 select ARCH_CORRECT_STACKTRACE_ON_KRET <<
69 select ARCH_ENABLE_HUGEPAGE_MIGRATION <<
70 select ARCH_ENABLE_MEMORY_HOTPLUG if X <<
71 select ARCH_ENABLE_MEMORY_HOTREMOVE if <<
72 select ARCH_ENABLE_SPLIT_PMD_PTLOCK if <<
73 select ARCH_ENABLE_THP_MIGRATION if X8 <<
74 select ARCH_HAS_ACPI_TABLE_UPGRADE <<
75 select ARCH_HAS_CACHE_LINE_SIZE <<
76 select ARCH_HAS_CPU_CACHE_INVALIDATE_M <<
77 select ARCH_HAS_CPU_FINALIZE_INIT <<
78 select ARCH_HAS_CPU_PASID <<
79 select ARCH_HAS_CURRENT_STACK_POINTER <<
80 select ARCH_HAS_DEBUG_VIRTUAL <<
81 select ARCH_HAS_DEBUG_VM_PGTABLE <<
82 select ARCH_HAS_DEVMEM_IS_ALLOWED <<
83 select ARCH_HAS_DMA_OPS <<
84 select ARCH_HAS_EARLY_DEBUG <<
85 select ARCH_HAS_ELF_RANDOMIZE <<
86 select ARCH_HAS_FAST_MULTIPLIER <<
87 select ARCH_HAS_FORTIFY_SOURCE <<
88 select ARCH_HAS_GCOV_PROFILE_ALL <<
89 select ARCH_HAS_KCOV <<
90 select ARCH_HAS_KERNEL_FPU_SUPPORT <<
91 select ARCH_HAS_MEM_ENCRYPT <<
92 select ARCH_HAS_MEMBARRIER_SYNC_CORE <<
93 select ARCH_HAS_NMI_SAFE_THIS_CPU_OPS <<
94 select ARCH_HAS_NON_OVERLAPPING_ADDRES <<
95 select ARCH_HAS_PMEM_API <<
96 select ARCH_HAS_PTE_DEVMAP <<
97 select ARCH_HAS_PTE_SPECIAL <<
98 select ARCH_HAS_HW_PTE_YOUNG <<
99 select ARCH_HAS_NONLEAF_PMD_YOUNG <<
100 select ARCH_HAS_UACCESS_FLUSHCACHE <<
101 select ARCH_HAS_COPY_MC <<
102 select ARCH_HAS_SET_MEMORY <<
103 select ARCH_HAS_SET_DIRECT_MAP <<
104 select ARCH_HAS_STRICT_KERNEL_RWX <<
105 select ARCH_HAS_STRICT_MODULE_RWX <<
106 select ARCH_HAS_SYNC_CORE_BEFORE_USERM <<
107 select ARCH_HAS_SYSCALL_WRAPPER <<
108 select ARCH_HAS_UBSAN <<
109 select ARCH_HAS_DEBUG_WX <<
110 select ARCH_HAS_ZONE_DMA_SET if EXPERT <<
111 select ARCH_HAVE_NMI_SAFE_CMPXCHG <<
112 select ARCH_HAVE_EXTRA_ELF_NOTES <<
113 select ARCH_MHP_MEMMAP_ON_MEMORY_ENABL <<
114 select ARCH_MIGHT_HAVE_ACPI_PDC <<
115 select ARCH_MIGHT_HAVE_PC_PARPORT 5 select ARCH_MIGHT_HAVE_PC_PARPORT
116 select ARCH_MIGHT_HAVE_PC_SERIO 6 select ARCH_MIGHT_HAVE_PC_SERIO
117 select ARCH_STACKWALK !! 7 select ARCH_USE_CMPXCHG_LOCKREF if 64BIT
118 select ARCH_SUPPORTS_ACPI <<
119 select ARCH_SUPPORTS_ATOMIC_RMW <<
120 select ARCH_SUPPORTS_DEBUG_PAGEALLOC <<
121 select ARCH_SUPPORTS_PAGE_TABLE_CHECK <<
122 select ARCH_SUPPORTS_NUMA_BALANCING <<
123 select ARCH_SUPPORTS_KMAP_LOCAL_FORCE_ <<
124 select ARCH_SUPPORTS_CFI_CLANG <<
125 select ARCH_USES_CFI_TRAPS <<
126 select ARCH_SUPPORTS_LTO_CLANG <<
127 select ARCH_SUPPORTS_LTO_CLANG_THIN <<
128 select ARCH_SUPPORTS_RT <<
129 select ARCH_USE_BUILTIN_BSWAP 8 select ARCH_USE_BUILTIN_BSWAP
130 select ARCH_USE_CMPXCHG_LOCKREF !! 9 select HAVE_CONTEXT_TRACKING
131 select ARCH_USE_MEMTEST !! 10 select HAVE_GENERIC_DMA_COHERENT
132 select ARCH_USE_QUEUED_RWLOCKS !! 11 select HAVE_IDE
133 select ARCH_USE_QUEUED_SPINLOCKS !! 12 select HAVE_IRQ_EXIT_ON_IRQ_STACK
134 select ARCH_USE_SYM_ANNOTATIONS !! 13 select HAVE_OPROFILE
135 select ARCH_WANT_BATCHED_UNMAP_TLB_FLU !! 14 select HAVE_PERF_EVENTS
136 select ARCH_WANT_DEFAULT_BPF_JIT !! 15 select PERF_USE_VMALLOC
137 select ARCH_WANTS_DYNAMIC_TASK_STRUCT !! 16 select HAVE_ARCH_COMPILER_H
138 select ARCH_WANTS_NO_INSTR <<
139 select ARCH_WANT_GENERAL_HUGETLB <<
140 select ARCH_WANT_HUGE_PMD_SHARE <<
141 select ARCH_WANT_LD_ORPHAN_WARN <<
142 select ARCH_WANT_OPTIMIZE_DAX_VMEMMAP <<
143 select ARCH_WANT_OPTIMIZE_HUGETLB_VMEM <<
144 select ARCH_WANTS_THP_SWAP <<
145 select ARCH_HAS_PARANOID_L1D_FLUSH <<
146 select BUILDTIME_TABLE_SORT <<
147 select CLKEVT_I8253 <<
148 select CLOCKSOURCE_VALIDATE_LAST_CYCLE <<
149 select CLOCKSOURCE_WATCHDOG <<
150 # Word-size accesses may read uninitia <<
151 # in strings and cause false KMSAN rep <<
152 select DCACHE_WORD_ACCESS <<
153 select DYNAMIC_SIGFRAME <<
154 select EDAC_ATOMIC_SCRUB <<
155 select EDAC_SUPPORT <<
156 select GENERIC_CLOCKEVENTS_BROADCAST <<
157 select GENERIC_CLOCKEVENTS_BROADCAST_I <<
158 select GENERIC_CLOCKEVENTS_MIN_ADJUST <<
159 select GENERIC_CMOS_UPDATE <<
160 select GENERIC_CPU_AUTOPROBE <<
161 select GENERIC_CPU_DEVICES <<
162 select GENERIC_CPU_VULNERABILITIES <<
163 select GENERIC_EARLY_IOREMAP <<
164 select GENERIC_ENTRY <<
165 select GENERIC_IOMAP <<
166 select GENERIC_IRQ_EFFECTIVE_AFF_MASK <<
167 select GENERIC_IRQ_MATRIX_ALLOCATOR <<
168 select GENERIC_IRQ_MIGRATION <<
169 select GENERIC_IRQ_PROBE <<
170 select GENERIC_IRQ_RESERVATION_MODE <<
171 select GENERIC_IRQ_SHOW <<
172 select GENERIC_PENDING_IRQ <<
173 select GENERIC_PTDUMP <<
174 select GENERIC_SMP_IDLE_THREAD <<
175 select GENERIC_TIME_VSYSCALL <<
176 select GENERIC_GETTIMEOFDAY <<
177 select GENERIC_VDSO_TIME_NS <<
178 select GENERIC_VDSO_OVERFLOW_PROTECT <<
179 select GUP_GET_PXX_LOW_HIGH <<
180 select HARDIRQS_SW_RESEND <<
181 select HARDLOCKUP_CHECK_TIMESTAMP <<
182 select HAS_IOPORT <<
183 select HAVE_ACPI_APEI <<
184 select HAVE_ACPI_APEI_NMI <<
185 select HAVE_ALIGNED_STRUCT_PAGE <<
186 select HAVE_ARCH_AUDITSYSCALL <<
187 select HAVE_ARCH_HUGE_VMAP <<
188 select HAVE_ARCH_HUGE_VMALLOC <<
189 select HAVE_ARCH_JUMP_LABEL <<
190 select HAVE_ARCH_JUMP_LABEL_RELATIVE <<
191 select HAVE_ARCH_KASAN <<
192 select HAVE_ARCH_KASAN_VMALLOC <<
193 select HAVE_ARCH_KFENCE <<
194 select HAVE_ARCH_KMSAN <<
195 select HAVE_ARCH_KGDB 17 select HAVE_ARCH_KGDB
196 select HAVE_ARCH_MMAP_RND_BITS <<
197 select HAVE_ARCH_MMAP_RND_COMPAT_BITS <<
198 select HAVE_ARCH_COMPAT_MMAP_BASES <<
199 select HAVE_ARCH_PREL32_RELOCATIONS <<
200 select HAVE_ARCH_SECCOMP_FILTER 18 select HAVE_ARCH_SECCOMP_FILTER
201 select HAVE_ARCH_THREAD_STRUCT_WHITELI <<
202 select HAVE_ARCH_STACKLEAK <<
203 select HAVE_ARCH_TRACEHOOK 19 select HAVE_ARCH_TRACEHOOK
204 select HAVE_ARCH_TRANSPARENT_HUGEPAGE !! 20 select HAVE_CBPF_JIT if !CPU_MICROMIPS
205 select HAVE_ARCH_TRANSPARENT_HUGEPAGE_ !! 21 select HAVE_FUNCTION_TRACER
206 select HAVE_ARCH_USERFAULTFD_WP <<
207 select HAVE_ARCH_USERFAULTFD_MINOR <<
208 select HAVE_ARCH_VMAP_STACK <<
209 select HAVE_ARCH_RANDOMIZE_KSTACK_OFFS <<
210 select HAVE_ARCH_WITHIN_STACK_FRAMES <<
211 select HAVE_ASM_MODVERSIONS <<
212 select HAVE_CMPXCHG_DOUBLE <<
213 select HAVE_CMPXCHG_LOCAL <<
214 select HAVE_CONTEXT_TRACKING_USER <<
215 select HAVE_CONTEXT_TRACKING_USER_OFFS <<
216 select HAVE_C_RECORDMCOUNT <<
217 select HAVE_OBJTOOL_MCOUNT <<
218 select HAVE_OBJTOOL_NOP_MCOUNT <<
219 select HAVE_BUILDTIME_MCOUNT_SORT <<
220 select HAVE_DEBUG_KMEMLEAK <<
221 select HAVE_DMA_CONTIGUOUS <<
222 select HAVE_DYNAMIC_FTRACE 22 select HAVE_DYNAMIC_FTRACE
223 select HAVE_DYNAMIC_FTRACE_WITH_REGS <<
224 select HAVE_DYNAMIC_FTRACE_WITH_ARGS <<
225 select HAVE_DYNAMIC_FTRACE_WITH_DIRECT <<
226 select HAVE_SAMPLE_FTRACE_DIRECT <<
227 select HAVE_SAMPLE_FTRACE_DIRECT_MULTI <<
228 select HAVE_EBPF_JIT <<
229 select HAVE_EFFICIENT_UNALIGNED_ACCESS <<
230 select HAVE_EISA <<
231 select HAVE_EXIT_THREAD <<
232 select HAVE_GUP_FAST <<
233 select HAVE_FENTRY <<
234 select HAVE_FTRACE_MCOUNT_RECORD 23 select HAVE_FTRACE_MCOUNT_RECORD
235 select HAVE_FUNCTION_GRAPH_RETVAL !! 24 select HAVE_C_RECORDMCOUNT
236 select HAVE_FUNCTION_GRAPH_TRACER !! 25 select HAVE_FUNCTION_GRAPH_TRACER
237 select HAVE_FUNCTION_TRACER <<
238 select HAVE_GCC_PLUGINS <<
239 select HAVE_HW_BREAKPOINT <<
240 select HAVE_IOREMAP_PROT <<
241 select HAVE_IRQ_EXIT_ON_IRQ_STACK <<
242 select HAVE_IRQ_TIME_ACCOUNTING <<
243 select HAVE_JUMP_LABEL_HACK <<
244 select HAVE_KERNEL_BZIP2 <<
245 select HAVE_KERNEL_GZIP <<
246 select HAVE_KERNEL_LZ4 <<
247 select HAVE_KERNEL_LZMA <<
248 select HAVE_KERNEL_LZO <<
249 select HAVE_KERNEL_XZ <<
250 select HAVE_KERNEL_ZSTD <<
251 select HAVE_KPROBES 26 select HAVE_KPROBES
252 select HAVE_KPROBES_ON_FTRACE <<
253 select HAVE_FUNCTION_ERROR_INJECTION <<
254 select HAVE_KRETPROBES 27 select HAVE_KRETPROBES
255 select HAVE_RETHOOK <<
256 select HAVE_LIVEPATCH <<
257 select HAVE_MIXED_BREAKPOINTS_REGS <<
258 select HAVE_MOD_ARCH_SPECIFIC <<
259 select HAVE_MOVE_PMD <<
260 select HAVE_MOVE_PUD <<
261 select HAVE_NOINSTR_HACK <<
262 select HAVE_NMI <<
263 select HAVE_NOINSTR_VALIDATION <<
264 select HAVE_OBJTOOL <<
265 select HAVE_OPTPROBES <<
266 select HAVE_PAGE_SIZE_4KB <<
267 select HAVE_PCSPKR_PLATFORM <<
268 select HAVE_PERF_EVENTS <<
269 select HAVE_PERF_EVENTS_NMI <<
270 select HAVE_HARDLOCKUP_DETECTOR_PERF <<
271 select HAVE_PCI <<
272 select HAVE_PERF_REGS <<
273 select HAVE_PERF_USER_STACK_DUMP <<
274 select MMU_GATHER_RCU_TABLE_FREE <<
275 select MMU_GATHER_MERGE_VMAS <<
276 select HAVE_POSIX_CPU_TIMERS_TASK_WORK <<
277 select HAVE_REGS_AND_STACK_ACCESS_API <<
278 select HAVE_RELIABLE_STACKTRACE <<
279 select HAVE_FUNCTION_ARG_ACCESS_API <<
280 select HAVE_SETUP_PER_CPU_AREA <<
281 select HAVE_SOFTIRQ_ON_OWN_STACK <<
282 select HAVE_STACKPROTECTOR <<
283 select HAVE_STACK_VALIDATION <<
284 select HAVE_STATIC_CALL <<
285 select HAVE_STATIC_CALL_INLINE <<
286 select HAVE_PREEMPT_DYNAMIC_CALL <<
287 select HAVE_RSEQ <<
288 select HAVE_RUST <<
289 select HAVE_SYSCALL_TRACEPOINTS 28 select HAVE_SYSCALL_TRACEPOINTS
290 select HAVE_UACCESS_VALIDATION !! 29 select HAVE_DEBUG_KMEMLEAK
291 select HAVE_UNSTABLE_SCHED_CLOCK !! 30 select HAVE_SYSCALL_TRACEPOINTS
292 select HAVE_USER_RETURN_NOTIFIER !! 31 select ARCH_HAS_ELF_RANDOMIZE
293 select HAVE_GENERIC_VDSO !! 32 select HAVE_ARCH_TRANSPARENT_HUGEPAGE if CPU_SUPPORTS_HUGEPAGES && 64BIT
294 select VDSO_GETRANDOM !! 33 select RTC_LIB if !MACH_LOONGSON64
295 select HOTPLUG_PARALLEL !! 34 select GENERIC_ATOMIC64 if !64BIT
296 select HOTPLUG_SMT !! 35 select HAVE_DMA_CONTIGUOUS
297 select HOTPLUG_SPLIT_STARTUP !! 36 select HAVE_DMA_API_DEBUG
>> 37 select GENERIC_IRQ_PROBE
>> 38 select GENERIC_IRQ_SHOW
>> 39 select GENERIC_PCI_IOMAP
>> 40 select HAVE_ARCH_JUMP_LABEL
>> 41 select ARCH_WANT_IPC_PARSE_VERSION
298 select IRQ_FORCED_THREADING 42 select IRQ_FORCED_THREADING
299 select LOCK_MM_AND_FIND_VMA !! 43 select HAVE_MEMBLOCK
300 select NEED_PER_CPU_EMBED_FIRST_CHUNK !! 44 select HAVE_MEMBLOCK_NODE_MAP
301 select NEED_PER_CPU_PAGE_FIRST_CHUNK !! 45 select ARCH_DISCARD_MEMBLOCK
302 select NEED_SG_DMA_LENGTH !! 46 select GENERIC_SMP_IDLE_THREAD
303 select NUMA_MEMBLKS !! 47 select BUILDTIME_EXTABLE_SORT
304 select PCI_DOMAINS !! 48 select GENERIC_CLOCKEVENTS
305 select PCI_LOCKLESS_CONFIG !! 49 select GENERIC_SCHED_CLOCK if !CAVIUM_OCTEON_SOC
306 select PERF_EVENTS !! 50 select GENERIC_CMOS_UPDATE
307 select RTC_LIB !! 51 select HAVE_MOD_ARCH_SPECIFIC
308 select RTC_MC146818_LIB !! 52 select HAVE_NMI
309 select SPARSE_IRQ !! 53 select VIRT_TO_BUS
>> 54 select MODULES_USE_ELF_REL if MODULES
>> 55 select MODULES_USE_ELF_RELA if MODULES && 64BIT
>> 56 select CLONE_BACKWARDS
>> 57 select HAVE_DEBUG_STACKOVERFLOW
>> 58 select HAVE_CC_STACKPROTECTOR
>> 59 select CPU_PM if CPU_IDLE
>> 60 select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST
>> 61 select ARCH_BINFMT_ELF_STATE
310 select SYSCTL_EXCEPTION_TRACE 62 select SYSCTL_EXCEPTION_TRACE
311 select THREAD_INFO_IN_TASK !! 63 select HAVE_VIRT_CPU_ACCOUNTING_GEN
312 select TRACE_IRQFLAGS_SUPPORT !! 64 select HAVE_IRQ_TIME_ACCOUNTING
313 select TRACE_IRQFLAGS_NMI_SUPPORT !! 65 select GENERIC_TIME_VSYSCALL
314 select USER_STACKTRACE_SUPPORT !! 66 select ARCH_CLOCKSOURCE_DATA
315 select HAVE_ARCH_KCSAN !! 67 select HANDLE_DOMAIN_IRQ
316 select PROC_PID_ARCH_STATUS !! 68 select HAVE_EXIT_THREAD
317 select HAVE_ARCH_NODE_DEV_GROUP !! 69 select HAVE_REGS_AND_STACK_ACCESS_API
318 select FUNCTION_ALIGNMENT_16B !! 70 select HAVE_ARCH_HARDENED_USERCOPY
319 select FUNCTION_ALIGNMENT_4B <<
320 imply IMA_SECURE_AND_OR_TRUSTED_BOOT <<
321 select HAVE_DYNAMIC_FTRACE_NO_PATCHABL <<
322 71
323 config INSTRUCTION_DECODER !! 72 menu "Machine selection"
324 def_bool y <<
325 depends on KPROBES || PERF_EVENTS || U <<
326 73
327 config OUTPUT_FORMAT !! 74 choice
328 string !! 75 prompt "System type"
329 default "elf32-i386" if X86_32 !! 76 default SGI_IP22
330 default "elf64-x86-64" if X86_64 <<
331 77
332 config LOCKDEP_SUPPORT !! 78 config MIPS_GENERIC
333 def_bool y !! 79 bool "Generic board-agnostic MIPS kernel"
>> 80 select BOOT_RAW
>> 81 select BUILTIN_DTB
>> 82 select CEVT_R4K
>> 83 select CLKSRC_MIPS_GIC
>> 84 select COMMON_CLK
>> 85 select CPU_MIPSR2_IRQ_VI
>> 86 select CPU_MIPSR2_IRQ_EI
>> 87 select CSRC_R4K
>> 88 select DMA_PERDEV_COHERENT
>> 89 select HW_HAS_PCI
>> 90 select IRQ_MIPS_CPU
>> 91 select LIBFDT
>> 92 select MIPS_CPU_SCACHE
>> 93 select MIPS_GIC
>> 94 select MIPS_L1_CACHE_SHIFT_7
>> 95 select NO_EXCEPT_FILL
>> 96 select PCI_DRIVERS_GENERIC
>> 97 select PINCTRL
>> 98 select SMP_UP if SMP
>> 99 select SWAP_IO_SPACE
>> 100 select SYS_HAS_CPU_MIPS32_R1
>> 101 select SYS_HAS_CPU_MIPS32_R2
>> 102 select SYS_HAS_CPU_MIPS32_R6
>> 103 select SYS_HAS_CPU_MIPS64_R1
>> 104 select SYS_HAS_CPU_MIPS64_R2
>> 105 select SYS_HAS_CPU_MIPS64_R6
>> 106 select SYS_SUPPORTS_32BIT_KERNEL
>> 107 select SYS_SUPPORTS_64BIT_KERNEL
>> 108 select SYS_SUPPORTS_BIG_ENDIAN
>> 109 select SYS_SUPPORTS_HIGHMEM
>> 110 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 111 select SYS_SUPPORTS_MICROMIPS
>> 112 select SYS_SUPPORTS_MIPS_CPS
>> 113 select SYS_SUPPORTS_MIPS16
>> 114 select SYS_SUPPORTS_MULTITHREADING
>> 115 select SYS_SUPPORTS_RELOCATABLE
>> 116 select SYS_SUPPORTS_SMARTMIPS
>> 117 select USB_EHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 118 select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 119 select USB_OHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 120 select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 121 select USB_UHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 122 select USB_UHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 123 select USE_OF
>> 124 help
>> 125 Select this to build a kernel which aims to support multiple boards,
>> 126 generally using a flattened device tree passed from the bootloader
>> 127 using the boot protocol defined in the UHI (Unified Hosting
>> 128 Interface) specification.
>> 129
>> 130 config MIPS_ALCHEMY
>> 131 bool "Alchemy processor based machines"
>> 132 select ARCH_PHYS_ADDR_T_64BIT
>> 133 select CEVT_R4K
>> 134 select CSRC_R4K
>> 135 select IRQ_MIPS_CPU
>> 136 select DMA_MAYBE_COHERENT # Au1000,1500,1100 aren't, rest is
>> 137 select SYS_HAS_CPU_MIPS32_R1
>> 138 select SYS_SUPPORTS_32BIT_KERNEL
>> 139 select SYS_SUPPORTS_APM_EMULATION
>> 140 select GPIOLIB
>> 141 select SYS_SUPPORTS_ZBOOT
>> 142 select COMMON_CLK
334 143
335 config STACKTRACE_SUPPORT !! 144 config AR7
336 def_bool y !! 145 bool "Texas Instruments AR7"
>> 146 select BOOT_ELF32
>> 147 select DMA_NONCOHERENT
>> 148 select CEVT_R4K
>> 149 select CSRC_R4K
>> 150 select IRQ_MIPS_CPU
>> 151 select NO_EXCEPT_FILL
>> 152 select SWAP_IO_SPACE
>> 153 select SYS_HAS_CPU_MIPS32_R1
>> 154 select SYS_HAS_EARLY_PRINTK
>> 155 select SYS_SUPPORTS_32BIT_KERNEL
>> 156 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 157 select SYS_SUPPORTS_MIPS16
>> 158 select SYS_SUPPORTS_ZBOOT_UART16550
>> 159 select GPIOLIB
>> 160 select VLYNQ
>> 161 select HAVE_CLK
>> 162 help
>> 163 Support for the Texas Instruments AR7 System-on-a-Chip
>> 164 family: TNETD7100, 7200 and 7300.
337 165
338 config MMU !! 166 config ATH25
339 def_bool y !! 167 bool "Atheros AR231x/AR531x SoC support"
>> 168 select CEVT_R4K
>> 169 select CSRC_R4K
>> 170 select DMA_NONCOHERENT
>> 171 select IRQ_MIPS_CPU
>> 172 select IRQ_DOMAIN
>> 173 select SYS_HAS_CPU_MIPS32_R1
>> 174 select SYS_SUPPORTS_BIG_ENDIAN
>> 175 select SYS_SUPPORTS_32BIT_KERNEL
>> 176 select SYS_HAS_EARLY_PRINTK
>> 177 help
>> 178 Support for Atheros AR231x and Atheros AR531x based boards
>> 179
>> 180 config ATH79
>> 181 bool "Atheros AR71XX/AR724X/AR913X based boards"
>> 182 select ARCH_HAS_RESET_CONTROLLER
>> 183 select BOOT_RAW
>> 184 select CEVT_R4K
>> 185 select CSRC_R4K
>> 186 select DMA_NONCOHERENT
>> 187 select GPIOLIB
>> 188 select HAVE_CLK
>> 189 select COMMON_CLK
>> 190 select CLKDEV_LOOKUP
>> 191 select IRQ_MIPS_CPU
>> 192 select MIPS_MACHINE
>> 193 select SYS_HAS_CPU_MIPS32_R2
>> 194 select SYS_HAS_EARLY_PRINTK
>> 195 select SYS_SUPPORTS_32BIT_KERNEL
>> 196 select SYS_SUPPORTS_BIG_ENDIAN
>> 197 select SYS_SUPPORTS_MIPS16
>> 198 select SYS_SUPPORTS_ZBOOT_UART_PROM
>> 199 select USE_OF
>> 200 help
>> 201 Support for the Atheros AR71XX/AR724X/AR913X SoCs.
>> 202
>> 203 config BMIPS_GENERIC
>> 204 bool "Broadcom Generic BMIPS kernel"
>> 205 select BOOT_RAW
>> 206 select NO_EXCEPT_FILL
>> 207 select USE_OF
>> 208 select CEVT_R4K
>> 209 select CSRC_R4K
>> 210 select SYNC_R4K
>> 211 select COMMON_CLK
>> 212 select BCM6345_L1_IRQ
>> 213 select BCM7038_L1_IRQ
>> 214 select BCM7120_L2_IRQ
>> 215 select BRCMSTB_L2_IRQ
>> 216 select IRQ_MIPS_CPU
>> 217 select DMA_NONCOHERENT
>> 218 select SYS_SUPPORTS_32BIT_KERNEL
>> 219 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 220 select SYS_SUPPORTS_BIG_ENDIAN
>> 221 select SYS_SUPPORTS_HIGHMEM
>> 222 select SYS_HAS_CPU_BMIPS32_3300
>> 223 select SYS_HAS_CPU_BMIPS4350
>> 224 select SYS_HAS_CPU_BMIPS4380
>> 225 select SYS_HAS_CPU_BMIPS5000
>> 226 select SWAP_IO_SPACE
>> 227 select USB_EHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 228 select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 229 select USB_OHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN
>> 230 select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 231 help
>> 232 Build a generic DT-based kernel image that boots on select
>> 233 BCM33xx cable modem chips, BCM63xx DSL chips, and BCM7xxx set-top
>> 234 box chips. Note that CONFIG_CPU_BIG_ENDIAN/CONFIG_CPU_LITTLE_ENDIAN
>> 235 must be set appropriately for your board.
>> 236
>> 237 config BCM47XX
>> 238 bool "Broadcom BCM47XX based boards"
>> 239 select BOOT_RAW
>> 240 select CEVT_R4K
>> 241 select CSRC_R4K
>> 242 select DMA_NONCOHERENT
>> 243 select HW_HAS_PCI
>> 244 select IRQ_MIPS_CPU
>> 245 select SYS_HAS_CPU_MIPS32_R1
>> 246 select NO_EXCEPT_FILL
>> 247 select SYS_SUPPORTS_32BIT_KERNEL
>> 248 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 249 select SYS_SUPPORTS_MIPS16
>> 250 select SYS_HAS_EARLY_PRINTK
>> 251 select USE_GENERIC_EARLY_PRINTK_8250
>> 252 select GPIOLIB
>> 253 select LEDS_GPIO_REGISTER
>> 254 select BCM47XX_NVRAM
>> 255 select BCM47XX_SPROM
>> 256 help
>> 257 Support for BCM47XX based boards
>> 258
>> 259 config BCM63XX
>> 260 bool "Broadcom BCM63XX based boards"
>> 261 select BOOT_RAW
>> 262 select CEVT_R4K
>> 263 select CSRC_R4K
>> 264 select SYNC_R4K
>> 265 select DMA_NONCOHERENT
>> 266 select IRQ_MIPS_CPU
>> 267 select SYS_SUPPORTS_32BIT_KERNEL
>> 268 select SYS_SUPPORTS_BIG_ENDIAN
>> 269 select SYS_HAS_EARLY_PRINTK
>> 270 select SYS_HAS_CPU_BMIPS32_3300
>> 271 select SYS_HAS_CPU_BMIPS4350
>> 272 select SYS_HAS_CPU_BMIPS4380
>> 273 select SWAP_IO_SPACE
>> 274 select GPIOLIB
>> 275 select HAVE_CLK
>> 276 select MIPS_L1_CACHE_SHIFT_4
>> 277 help
>> 278 Support for BCM63XX based boards
340 279
341 config ARCH_MMAP_RND_BITS_MIN !! 280 config MIPS_COBALT
342 default 28 if 64BIT !! 281 bool "Cobalt Server"
343 default 8 !! 282 select CEVT_R4K
>> 283 select CSRC_R4K
>> 284 select CEVT_GT641XX
>> 285 select DMA_NONCOHERENT
>> 286 select HW_HAS_PCI
>> 287 select I8253
>> 288 select I8259
>> 289 select IRQ_MIPS_CPU
>> 290 select IRQ_GT641XX
>> 291 select PCI_GT64XXX_PCI0
>> 292 select PCI
>> 293 select SYS_HAS_CPU_NEVADA
>> 294 select SYS_HAS_EARLY_PRINTK
>> 295 select SYS_SUPPORTS_32BIT_KERNEL
>> 296 select SYS_SUPPORTS_64BIT_KERNEL
>> 297 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 298 select USE_GENERIC_EARLY_PRINTK_8250
>> 299
>> 300 config MACH_DECSTATION
>> 301 bool "DECstations"
>> 302 select BOOT_ELF32
>> 303 select CEVT_DS1287
>> 304 select CEVT_R4K if CPU_R4X00
>> 305 select CSRC_IOASIC
>> 306 select CSRC_R4K if CPU_R4X00
>> 307 select CPU_DADDI_WORKAROUNDS if 64BIT
>> 308 select CPU_R4000_WORKAROUNDS if 64BIT
>> 309 select CPU_R4400_WORKAROUNDS if 64BIT
>> 310 select DMA_NONCOHERENT
>> 311 select NO_IOPORT_MAP
>> 312 select IRQ_MIPS_CPU
>> 313 select SYS_HAS_CPU_R3000
>> 314 select SYS_HAS_CPU_R4X00
>> 315 select SYS_SUPPORTS_32BIT_KERNEL
>> 316 select SYS_SUPPORTS_64BIT_KERNEL
>> 317 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 318 select SYS_SUPPORTS_128HZ
>> 319 select SYS_SUPPORTS_256HZ
>> 320 select SYS_SUPPORTS_1024HZ
>> 321 select MIPS_L1_CACHE_SHIFT_4
>> 322 help
>> 323 This enables support for DEC's MIPS based workstations. For details
>> 324 see the Linux/MIPS FAQ on <http://www.linux-mips.org/> and the
>> 325 DECstation porting pages on <http://decstation.unix-ag.org/>.
>> 326
>> 327 If you have one of the following DECstation Models you definitely
>> 328 want to choose R4xx0 for the CPU Type:
>> 329
>> 330 DECstation 5000/50
>> 331 DECstation 5000/150
>> 332 DECstation 5000/260
>> 333 DECsystem 5900/260
>> 334
>> 335 otherwise choose R3000.
>> 336
>> 337 config MACH_JAZZ
>> 338 bool "Jazz family of machines"
>> 339 select FW_ARC
>> 340 select FW_ARC32
>> 341 select ARCH_MAY_HAVE_PC_FDC
>> 342 select CEVT_R4K
>> 343 select CSRC_R4K
>> 344 select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN
>> 345 select GENERIC_ISA_DMA
>> 346 select HAVE_PCSPKR_PLATFORM
>> 347 select IRQ_MIPS_CPU
>> 348 select I8253
>> 349 select I8259
>> 350 select ISA
>> 351 select SYS_HAS_CPU_R4X00
>> 352 select SYS_SUPPORTS_32BIT_KERNEL
>> 353 select SYS_SUPPORTS_64BIT_KERNEL
>> 354 select SYS_SUPPORTS_100HZ
>> 355 help
>> 356 This a family of machines based on the MIPS R4030 chipset which was
>> 357 used by several vendors to build RISC/os and Windows NT workstations.
>> 358 Members include the Acer PICA, MIPS Magnum 4000, MIPS Millennium and
>> 359 Olivetti M700-10 workstations.
>> 360
>> 361 config MACH_INGENIC
>> 362 bool "Ingenic SoC based machines"
>> 363 select SYS_SUPPORTS_32BIT_KERNEL
>> 364 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 365 select SYS_SUPPORTS_ZBOOT_UART16550
>> 366 select DMA_NONCOHERENT
>> 367 select IRQ_MIPS_CPU
>> 368 select GPIOLIB
>> 369 select COMMON_CLK
>> 370 select GENERIC_IRQ_CHIP
>> 371 select BUILTIN_DTB
>> 372 select USE_OF
>> 373 select LIBFDT
>> 374
>> 375 config LANTIQ
>> 376 bool "Lantiq based platforms"
>> 377 select DMA_NONCOHERENT
>> 378 select IRQ_MIPS_CPU
>> 379 select CEVT_R4K
>> 380 select CSRC_R4K
>> 381 select SYS_HAS_CPU_MIPS32_R1
>> 382 select SYS_HAS_CPU_MIPS32_R2
>> 383 select SYS_SUPPORTS_BIG_ENDIAN
>> 384 select SYS_SUPPORTS_32BIT_KERNEL
>> 385 select SYS_SUPPORTS_MIPS16
>> 386 select SYS_SUPPORTS_MULTITHREADING
>> 387 select SYS_HAS_EARLY_PRINTK
>> 388 select GPIOLIB
>> 389 select SWAP_IO_SPACE
>> 390 select BOOT_RAW
>> 391 select CLKDEV_LOOKUP
>> 392 select USE_OF
>> 393 select PINCTRL
>> 394 select PINCTRL_LANTIQ
>> 395 select ARCH_HAS_RESET_CONTROLLER
>> 396 select RESET_CONTROLLER
>> 397
>> 398 config LASAT
>> 399 bool "LASAT Networks platforms"
>> 400 select CEVT_R4K
>> 401 select CRC32
>> 402 select CSRC_R4K
>> 403 select DMA_NONCOHERENT
>> 404 select SYS_HAS_EARLY_PRINTK
>> 405 select HW_HAS_PCI
>> 406 select IRQ_MIPS_CPU
>> 407 select PCI_GT64XXX_PCI0
>> 408 select MIPS_NILE4
>> 409 select R5000_CPU_SCACHE
>> 410 select SYS_HAS_CPU_R5000
>> 411 select SYS_SUPPORTS_32BIT_KERNEL
>> 412 select SYS_SUPPORTS_64BIT_KERNEL if BROKEN
>> 413 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 414
>> 415 config MACH_LOONGSON32
>> 416 bool "Loongson-1 family of machines"
>> 417 select SYS_SUPPORTS_ZBOOT
>> 418 help
>> 419 This enables support for the Loongson-1 family of machines.
>> 420
>> 421 Loongson-1 is a family of 32-bit MIPS-compatible SoCs developed by
>> 422 the Institute of Computing Technology (ICT), Chinese Academy of
>> 423 Sciences (CAS).
>> 424
>> 425 config MACH_LOONGSON64
>> 426 bool "Loongson-2/3 family of machines"
>> 427 select SYS_SUPPORTS_ZBOOT
>> 428 help
>> 429 This enables the support of Loongson-2/3 family of machines.
>> 430
>> 431 Loongson-2 is a family of single-core CPUs and Loongson-3 is a
>> 432 family of multi-core CPUs. They are both 64-bit general-purpose
>> 433 MIPS-compatible CPUs. Loongson-2/3 are developed by the Institute
>> 434 of Computing Technology (ICT), Chinese Academy of Sciences (CAS)
>> 435 in the People's Republic of China. The chief architect is Professor
>> 436 Weiwu Hu.
>> 437
>> 438 config MACH_PISTACHIO
>> 439 bool "IMG Pistachio SoC based boards"
>> 440 select BOOT_ELF32
>> 441 select BOOT_RAW
>> 442 select CEVT_R4K
>> 443 select CLKSRC_MIPS_GIC
>> 444 select COMMON_CLK
>> 445 select CSRC_R4K
>> 446 select DMA_NONCOHERENT
>> 447 select GPIOLIB
>> 448 select IRQ_MIPS_CPU
>> 449 select LIBFDT
>> 450 select MFD_SYSCON
>> 451 select MIPS_CPU_SCACHE
>> 452 select MIPS_GIC
>> 453 select PINCTRL
>> 454 select REGULATOR
>> 455 select SYS_HAS_CPU_MIPS32_R2
>> 456 select SYS_SUPPORTS_32BIT_KERNEL
>> 457 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 458 select SYS_SUPPORTS_MIPS_CPS
>> 459 select SYS_SUPPORTS_MULTITHREADING
>> 460 select SYS_SUPPORTS_RELOCATABLE
>> 461 select SYS_SUPPORTS_ZBOOT
>> 462 select SYS_HAS_EARLY_PRINTK
>> 463 select USE_GENERIC_EARLY_PRINTK_8250
>> 464 select USE_OF
>> 465 help
>> 466 This enables support for the IMG Pistachio SoC platform.
>> 467
>> 468 config MACH_XILFPGA
>> 469 bool "MIPSfpga Xilinx based boards"
>> 470 select BOOT_ELF32
>> 471 select BOOT_RAW
>> 472 select BUILTIN_DTB
>> 473 select CEVT_R4K
>> 474 select COMMON_CLK
>> 475 select CSRC_R4K
>> 476 select GPIOLIB
>> 477 select IRQ_MIPS_CPU
>> 478 select LIBFDT
>> 479 select MIPS_CPU_SCACHE
>> 480 select SYS_HAS_EARLY_PRINTK
>> 481 select SYS_HAS_CPU_MIPS32_R2
>> 482 select SYS_SUPPORTS_32BIT_KERNEL
>> 483 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 484 select SYS_SUPPORTS_ZBOOT_UART16550
>> 485 select USE_OF
>> 486 select USE_GENERIC_EARLY_PRINTK_8250
>> 487 help
>> 488 This enables support for the IMG University Program MIPSfpga platform.
>> 489
>> 490 config MIPS_MALTA
>> 491 bool "MIPS Malta board"
>> 492 select ARCH_MAY_HAVE_PC_FDC
>> 493 select BOOT_ELF32
>> 494 select BOOT_RAW
>> 495 select BUILTIN_DTB
>> 496 select CEVT_R4K
>> 497 select CSRC_R4K
>> 498 select CLKSRC_MIPS_GIC
>> 499 select COMMON_CLK
>> 500 select DMA_MAYBE_COHERENT
>> 501 select GENERIC_ISA_DMA
>> 502 select HAVE_PCSPKR_PLATFORM
>> 503 select IRQ_MIPS_CPU
>> 504 select MIPS_GIC
>> 505 select HW_HAS_PCI
>> 506 select I8253
>> 507 select I8259
>> 508 select MIPS_BONITO64
>> 509 select MIPS_CPU_SCACHE
>> 510 select MIPS_L1_CACHE_SHIFT_6
>> 511 select PCI_GT64XXX_PCI0
>> 512 select MIPS_MSC
>> 513 select SMP_UP if SMP
>> 514 select SWAP_IO_SPACE
>> 515 select SYS_HAS_CPU_MIPS32_R1
>> 516 select SYS_HAS_CPU_MIPS32_R2
>> 517 select SYS_HAS_CPU_MIPS32_R3_5
>> 518 select SYS_HAS_CPU_MIPS32_R5
>> 519 select SYS_HAS_CPU_MIPS32_R6
>> 520 select SYS_HAS_CPU_MIPS64_R1
>> 521 select SYS_HAS_CPU_MIPS64_R2
>> 522 select SYS_HAS_CPU_MIPS64_R6
>> 523 select SYS_HAS_CPU_NEVADA
>> 524 select SYS_HAS_CPU_RM7000
>> 525 select SYS_SUPPORTS_32BIT_KERNEL
>> 526 select SYS_SUPPORTS_64BIT_KERNEL
>> 527 select SYS_SUPPORTS_BIG_ENDIAN
>> 528 select SYS_SUPPORTS_HIGHMEM
>> 529 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 530 select SYS_SUPPORTS_MICROMIPS
>> 531 select SYS_SUPPORTS_MIPS_CMP
>> 532 select SYS_SUPPORTS_MIPS_CPS
>> 533 select SYS_SUPPORTS_MIPS16
>> 534 select SYS_SUPPORTS_MULTITHREADING
>> 535 select SYS_SUPPORTS_SMARTMIPS
>> 536 select SYS_SUPPORTS_ZBOOT
>> 537 select SYS_SUPPORTS_RELOCATABLE
>> 538 select USE_OF
>> 539 select LIBFDT
>> 540 select ZONE_DMA32 if 64BIT
>> 541 select BUILTIN_DTB
>> 542 select LIBFDT
>> 543 help
>> 544 This enables support for the MIPS Technologies Malta evaluation
>> 545 board.
>> 546
>> 547 config MACH_PIC32
>> 548 bool "Microchip PIC32 Family"
>> 549 help
>> 550 This enables support for the Microchip PIC32 family of platforms.
>> 551
>> 552 Microchip PIC32 is a family of general-purpose 32 bit MIPS core
>> 553 microcontrollers.
>> 554
>> 555 config NEC_MARKEINS
>> 556 bool "NEC EMMA2RH Mark-eins board"
>> 557 select SOC_EMMA2RH
>> 558 select HW_HAS_PCI
>> 559 help
>> 560 This enables support for the NEC Electronics Mark-eins boards.
>> 561
>> 562 config MACH_VR41XX
>> 563 bool "NEC VR4100 series based machines"
>> 564 select CEVT_R4K
>> 565 select CSRC_R4K
>> 566 select SYS_HAS_CPU_VR41XX
>> 567 select SYS_SUPPORTS_MIPS16
>> 568 select GPIOLIB
344 569
345 config ARCH_MMAP_RND_BITS_MAX !! 570 config NXP_STB220
346 default 32 if 64BIT !! 571 bool "NXP STB220 board"
347 default 16 !! 572 select SOC_PNX833X
>> 573 help
>> 574 Support for NXP Semiconductors STB220 Development Board.
>> 575
>> 576 config NXP_STB225
>> 577 bool "NXP 225 board"
>> 578 select SOC_PNX833X
>> 579 select SOC_PNX8335
>> 580 help
>> 581 Support for NXP Semiconductors STB225 Development Board.
>> 582
>> 583 config PMC_MSP
>> 584 bool "PMC-Sierra MSP chipsets"
>> 585 select CEVT_R4K
>> 586 select CSRC_R4K
>> 587 select DMA_NONCOHERENT
>> 588 select SWAP_IO_SPACE
>> 589 select NO_EXCEPT_FILL
>> 590 select BOOT_RAW
>> 591 select SYS_HAS_CPU_MIPS32_R1
>> 592 select SYS_HAS_CPU_MIPS32_R2
>> 593 select SYS_SUPPORTS_32BIT_KERNEL
>> 594 select SYS_SUPPORTS_BIG_ENDIAN
>> 595 select SYS_SUPPORTS_MIPS16
>> 596 select IRQ_MIPS_CPU
>> 597 select SERIAL_8250
>> 598 select SERIAL_8250_CONSOLE
>> 599 select USB_EHCI_BIG_ENDIAN_MMIO
>> 600 select USB_EHCI_BIG_ENDIAN_DESC
>> 601 help
>> 602 This adds support for the PMC-Sierra family of Multi-Service
>> 603 Processor System-On-A-Chips. These parts include a number
>> 604 of integrated peripherals, interfaces and DSPs in addition to
>> 605 a variety of MIPS cores.
>> 606
>> 607 config RALINK
>> 608 bool "Ralink based machines"
>> 609 select CEVT_R4K
>> 610 select CSRC_R4K
>> 611 select BOOT_RAW
>> 612 select DMA_NONCOHERENT
>> 613 select IRQ_MIPS_CPU
>> 614 select USE_OF
>> 615 select SYS_HAS_CPU_MIPS32_R1
>> 616 select SYS_HAS_CPU_MIPS32_R2
>> 617 select SYS_SUPPORTS_32BIT_KERNEL
>> 618 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 619 select SYS_SUPPORTS_MIPS16
>> 620 select SYS_HAS_EARLY_PRINTK
>> 621 select CLKDEV_LOOKUP
>> 622 select ARCH_HAS_RESET_CONTROLLER
>> 623 select RESET_CONTROLLER
>> 624
>> 625 config SGI_IP22
>> 626 bool "SGI IP22 (Indy/Indigo2)"
>> 627 select FW_ARC
>> 628 select FW_ARC32
>> 629 select BOOT_ELF32
>> 630 select CEVT_R4K
>> 631 select CSRC_R4K
>> 632 select DEFAULT_SGI_PARTITION
>> 633 select DMA_NONCOHERENT
>> 634 select HW_HAS_EISA
>> 635 select I8253
>> 636 select I8259
>> 637 select IP22_CPU_SCACHE
>> 638 select IRQ_MIPS_CPU
>> 639 select GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 640 select SGI_HAS_I8042
>> 641 select SGI_HAS_INDYDOG
>> 642 select SGI_HAS_HAL2
>> 643 select SGI_HAS_SEEQ
>> 644 select SGI_HAS_WD93
>> 645 select SGI_HAS_ZILOG
>> 646 select SWAP_IO_SPACE
>> 647 select SYS_HAS_CPU_R4X00
>> 648 select SYS_HAS_CPU_R5000
>> 649 #
>> 650 # Disable EARLY_PRINTK for now since it leads to overwritten prom
>> 651 # memory during early boot on some machines.
>> 652 #
>> 653 # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com
>> 654 # for a more details discussion
>> 655 #
>> 656 # select SYS_HAS_EARLY_PRINTK
>> 657 select SYS_SUPPORTS_32BIT_KERNEL
>> 658 select SYS_SUPPORTS_64BIT_KERNEL
>> 659 select SYS_SUPPORTS_BIG_ENDIAN
>> 660 select MIPS_L1_CACHE_SHIFT_7
>> 661 help
>> 662 This are the SGI Indy, Challenge S and Indigo2, as well as certain
>> 663 OEM variants like the Tandem CMN B006S. To compile a Linux kernel
>> 664 that runs on these, say Y here.
>> 665
>> 666 config SGI_IP27
>> 667 bool "SGI IP27 (Origin200/2000)"
>> 668 select FW_ARC
>> 669 select FW_ARC64
>> 670 select BOOT_ELF64
>> 671 select DEFAULT_SGI_PARTITION
>> 672 select DMA_COHERENT
>> 673 select SYS_HAS_EARLY_PRINTK
>> 674 select HW_HAS_PCI
>> 675 select NR_CPUS_DEFAULT_64
>> 676 select SYS_HAS_CPU_R10000
>> 677 select SYS_SUPPORTS_64BIT_KERNEL
>> 678 select SYS_SUPPORTS_BIG_ENDIAN
>> 679 select SYS_SUPPORTS_NUMA
>> 680 select SYS_SUPPORTS_SMP
>> 681 select MIPS_L1_CACHE_SHIFT_7
>> 682 help
>> 683 This are the SGI Origin 200, Origin 2000 and Onyx 2 Graphics
>> 684 workstations. To compile a Linux kernel that runs on these, say Y
>> 685 here.
>> 686
>> 687 config SGI_IP28
>> 688 bool "SGI IP28 (Indigo2 R10k)"
>> 689 select FW_ARC
>> 690 select FW_ARC64
>> 691 select BOOT_ELF64
>> 692 select CEVT_R4K
>> 693 select CSRC_R4K
>> 694 select DEFAULT_SGI_PARTITION
>> 695 select DMA_NONCOHERENT
>> 696 select GENERIC_ISA_DMA_SUPPORT_BROKEN
>> 697 select IRQ_MIPS_CPU
>> 698 select HW_HAS_EISA
>> 699 select I8253
>> 700 select I8259
>> 701 select SGI_HAS_I8042
>> 702 select SGI_HAS_INDYDOG
>> 703 select SGI_HAS_HAL2
>> 704 select SGI_HAS_SEEQ
>> 705 select SGI_HAS_WD93
>> 706 select SGI_HAS_ZILOG
>> 707 select SWAP_IO_SPACE
>> 708 select SYS_HAS_CPU_R10000
>> 709 #
>> 710 # Disable EARLY_PRINTK for now since it leads to overwritten prom
>> 711 # memory during early boot on some machines.
>> 712 #
>> 713 # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com
>> 714 # for a more details discussion
>> 715 #
>> 716 # select SYS_HAS_EARLY_PRINTK
>> 717 select SYS_SUPPORTS_64BIT_KERNEL
>> 718 select SYS_SUPPORTS_BIG_ENDIAN
>> 719 select MIPS_L1_CACHE_SHIFT_7
>> 720 help
>> 721 This is the SGI Indigo2 with R10000 processor. To compile a Linux
>> 722 kernel that runs on these, say Y here.
>> 723
>> 724 config SGI_IP32
>> 725 bool "SGI IP32 (O2)"
>> 726 select FW_ARC
>> 727 select FW_ARC32
>> 728 select BOOT_ELF32
>> 729 select CEVT_R4K
>> 730 select CSRC_R4K
>> 731 select DMA_NONCOHERENT
>> 732 select HW_HAS_PCI
>> 733 select IRQ_MIPS_CPU
>> 734 select R5000_CPU_SCACHE
>> 735 select RM7000_CPU_SCACHE
>> 736 select SYS_HAS_CPU_R5000
>> 737 select SYS_HAS_CPU_R10000 if BROKEN
>> 738 select SYS_HAS_CPU_RM7000
>> 739 select SYS_HAS_CPU_NEVADA
>> 740 select SYS_SUPPORTS_64BIT_KERNEL
>> 741 select SYS_SUPPORTS_BIG_ENDIAN
>> 742 help
>> 743 If you want this kernel to run on SGI O2 workstation, say Y here.
>> 744
>> 745 config SIBYTE_CRHINE
>> 746 bool "Sibyte BCM91120C-CRhine"
>> 747 select BOOT_ELF32
>> 748 select DMA_COHERENT
>> 749 select SIBYTE_BCM1120
>> 750 select SWAP_IO_SPACE
>> 751 select SYS_HAS_CPU_SB1
>> 752 select SYS_SUPPORTS_BIG_ENDIAN
>> 753 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 754
>> 755 config SIBYTE_CARMEL
>> 756 bool "Sibyte BCM91120x-Carmel"
>> 757 select BOOT_ELF32
>> 758 select DMA_COHERENT
>> 759 select SIBYTE_BCM1120
>> 760 select SWAP_IO_SPACE
>> 761 select SYS_HAS_CPU_SB1
>> 762 select SYS_SUPPORTS_BIG_ENDIAN
>> 763 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 764
>> 765 config SIBYTE_CRHONE
>> 766 bool "Sibyte BCM91125C-CRhone"
>> 767 select BOOT_ELF32
>> 768 select DMA_COHERENT
>> 769 select SIBYTE_BCM1125
>> 770 select SWAP_IO_SPACE
>> 771 select SYS_HAS_CPU_SB1
>> 772 select SYS_SUPPORTS_BIG_ENDIAN
>> 773 select SYS_SUPPORTS_HIGHMEM
>> 774 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 775
>> 776 config SIBYTE_RHONE
>> 777 bool "Sibyte BCM91125E-Rhone"
>> 778 select BOOT_ELF32
>> 779 select DMA_COHERENT
>> 780 select SIBYTE_BCM1125H
>> 781 select SWAP_IO_SPACE
>> 782 select SYS_HAS_CPU_SB1
>> 783 select SYS_SUPPORTS_BIG_ENDIAN
>> 784 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 785
>> 786 config SIBYTE_SWARM
>> 787 bool "Sibyte BCM91250A-SWARM"
>> 788 select BOOT_ELF32
>> 789 select DMA_COHERENT
>> 790 select HAVE_PATA_PLATFORM
>> 791 select SIBYTE_SB1250
>> 792 select SWAP_IO_SPACE
>> 793 select SYS_HAS_CPU_SB1
>> 794 select SYS_SUPPORTS_BIG_ENDIAN
>> 795 select SYS_SUPPORTS_HIGHMEM
>> 796 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 797 select ZONE_DMA32 if 64BIT
>> 798
>> 799 config SIBYTE_LITTLESUR
>> 800 bool "Sibyte BCM91250C2-LittleSur"
>> 801 select BOOT_ELF32
>> 802 select DMA_COHERENT
>> 803 select HAVE_PATA_PLATFORM
>> 804 select SIBYTE_SB1250
>> 805 select SWAP_IO_SPACE
>> 806 select SYS_HAS_CPU_SB1
>> 807 select SYS_SUPPORTS_BIG_ENDIAN
>> 808 select SYS_SUPPORTS_HIGHMEM
>> 809 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 810 select ZONE_DMA32 if 64BIT
>> 811
>> 812 config SIBYTE_SENTOSA
>> 813 bool "Sibyte BCM91250E-Sentosa"
>> 814 select BOOT_ELF32
>> 815 select DMA_COHERENT
>> 816 select SIBYTE_SB1250
>> 817 select SWAP_IO_SPACE
>> 818 select SYS_HAS_CPU_SB1
>> 819 select SYS_SUPPORTS_BIG_ENDIAN
>> 820 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 821
>> 822 config SIBYTE_BIGSUR
>> 823 bool "Sibyte BCM91480B-BigSur"
>> 824 select BOOT_ELF32
>> 825 select DMA_COHERENT
>> 826 select NR_CPUS_DEFAULT_4
>> 827 select SIBYTE_BCM1x80
>> 828 select SWAP_IO_SPACE
>> 829 select SYS_HAS_CPU_SB1
>> 830 select SYS_SUPPORTS_BIG_ENDIAN
>> 831 select SYS_SUPPORTS_HIGHMEM
>> 832 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 833 select ZONE_DMA32 if 64BIT
>> 834
>> 835 config SNI_RM
>> 836 bool "SNI RM200/300/400"
>> 837 select FW_ARC if CPU_LITTLE_ENDIAN
>> 838 select FW_ARC32 if CPU_LITTLE_ENDIAN
>> 839 select FW_SNIPROM if CPU_BIG_ENDIAN
>> 840 select ARCH_MAY_HAVE_PC_FDC
>> 841 select BOOT_ELF32
>> 842 select CEVT_R4K
>> 843 select CSRC_R4K
>> 844 select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN
>> 845 select DMA_NONCOHERENT
>> 846 select GENERIC_ISA_DMA
>> 847 select HAVE_PCSPKR_PLATFORM
>> 848 select HW_HAS_EISA
>> 849 select HW_HAS_PCI
>> 850 select IRQ_MIPS_CPU
>> 851 select I8253
>> 852 select I8259
>> 853 select ISA
>> 854 select MIPS_L1_CACHE_SHIFT_6
>> 855 select SWAP_IO_SPACE if CPU_BIG_ENDIAN
>> 856 select SYS_HAS_CPU_R4X00
>> 857 select SYS_HAS_CPU_R5000
>> 858 select SYS_HAS_CPU_R10000
>> 859 select R5000_CPU_SCACHE
>> 860 select SYS_HAS_EARLY_PRINTK
>> 861 select SYS_SUPPORTS_32BIT_KERNEL
>> 862 select SYS_SUPPORTS_64BIT_KERNEL
>> 863 select SYS_SUPPORTS_BIG_ENDIAN
>> 864 select SYS_SUPPORTS_HIGHMEM
>> 865 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 866 help
>> 867 The SNI RM200/300/400 are MIPS-based machines manufactured by
>> 868 Siemens Nixdorf Informationssysteme (SNI), parent company of Pyramid
>> 869 Technology and now in turn merged with Fujitsu. Say Y here to
>> 870 support this machine type.
>> 871
>> 872 config MACH_TX39XX
>> 873 bool "Toshiba TX39 series based machines"
>> 874
>> 875 config MACH_TX49XX
>> 876 bool "Toshiba TX49 series based machines"
>> 877
>> 878 config MIKROTIK_RB532
>> 879 bool "Mikrotik RB532 boards"
>> 880 select CEVT_R4K
>> 881 select CSRC_R4K
>> 882 select DMA_NONCOHERENT
>> 883 select HW_HAS_PCI
>> 884 select IRQ_MIPS_CPU
>> 885 select SYS_HAS_CPU_MIPS32_R1
>> 886 select SYS_SUPPORTS_32BIT_KERNEL
>> 887 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 888 select SWAP_IO_SPACE
>> 889 select BOOT_RAW
>> 890 select GPIOLIB
>> 891 select MIPS_L1_CACHE_SHIFT_4
>> 892 help
>> 893 Support the Mikrotik(tm) RouterBoard 532 series,
>> 894 based on the IDT RC32434 SoC.
348 895
349 config ARCH_MMAP_RND_COMPAT_BITS_MIN !! 896 config CAVIUM_OCTEON_SOC
350 default 8 !! 897 bool "Cavium Networks Octeon SoC based boards"
>> 898 select CEVT_R4K
>> 899 select ARCH_PHYS_ADDR_T_64BIT
>> 900 select DMA_COHERENT
>> 901 select SYS_SUPPORTS_64BIT_KERNEL
>> 902 select SYS_SUPPORTS_BIG_ENDIAN
>> 903 select EDAC_SUPPORT
>> 904 select EDAC_ATOMIC_SCRUB
>> 905 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 906 select SYS_SUPPORTS_HOTPLUG_CPU if CPU_BIG_ENDIAN
>> 907 select SYS_HAS_EARLY_PRINTK
>> 908 select SYS_HAS_CPU_CAVIUM_OCTEON
>> 909 select HW_HAS_PCI
>> 910 select ZONE_DMA32
>> 911 select HOLES_IN_ZONE
>> 912 select GPIOLIB
>> 913 select LIBFDT
>> 914 select USE_OF
>> 915 select ARCH_SPARSEMEM_ENABLE
>> 916 select SYS_SUPPORTS_SMP
>> 917 select NR_CPUS_DEFAULT_16
>> 918 select BUILTIN_DTB
>> 919 select MTD_COMPLEX_MAPPINGS
>> 920 help
>> 921 This option supports all of the Octeon reference boards from Cavium
>> 922 Networks. It builds a kernel that dynamically determines the Octeon
>> 923 CPU type and supports all known board reference implementations.
>> 924 Some of the supported boards are:
>> 925 EBT3000
>> 926 EBH3000
>> 927 EBH3100
>> 928 Thunder
>> 929 Kodama
>> 930 Hikari
>> 931 Say Y here for most Octeon reference boards.
>> 932
>> 933 config NLM_XLR_BOARD
>> 934 bool "Netlogic XLR/XLS based systems"
>> 935 select BOOT_ELF32
>> 936 select NLM_COMMON
>> 937 select SYS_HAS_CPU_XLR
>> 938 select SYS_SUPPORTS_SMP
>> 939 select HW_HAS_PCI
>> 940 select SWAP_IO_SPACE
>> 941 select SYS_SUPPORTS_32BIT_KERNEL
>> 942 select SYS_SUPPORTS_64BIT_KERNEL
>> 943 select ARCH_PHYS_ADDR_T_64BIT
>> 944 select SYS_SUPPORTS_BIG_ENDIAN
>> 945 select SYS_SUPPORTS_HIGHMEM
>> 946 select DMA_COHERENT
>> 947 select NR_CPUS_DEFAULT_32
>> 948 select CEVT_R4K
>> 949 select CSRC_R4K
>> 950 select IRQ_MIPS_CPU
>> 951 select ZONE_DMA32 if 64BIT
>> 952 select SYNC_R4K
>> 953 select SYS_HAS_EARLY_PRINTK
>> 954 select SYS_SUPPORTS_ZBOOT
>> 955 select SYS_SUPPORTS_ZBOOT_UART16550
>> 956 help
>> 957 Support for systems based on Netlogic XLR and XLS processors.
>> 958 Say Y here if you have a XLR or XLS based board.
>> 959
>> 960 config NLM_XLP_BOARD
>> 961 bool "Netlogic XLP based systems"
>> 962 select BOOT_ELF32
>> 963 select NLM_COMMON
>> 964 select SYS_HAS_CPU_XLP
>> 965 select SYS_SUPPORTS_SMP
>> 966 select HW_HAS_PCI
>> 967 select SYS_SUPPORTS_32BIT_KERNEL
>> 968 select SYS_SUPPORTS_64BIT_KERNEL
>> 969 select ARCH_PHYS_ADDR_T_64BIT
>> 970 select GPIOLIB
>> 971 select SYS_SUPPORTS_BIG_ENDIAN
>> 972 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 973 select SYS_SUPPORTS_HIGHMEM
>> 974 select DMA_COHERENT
>> 975 select NR_CPUS_DEFAULT_32
>> 976 select CEVT_R4K
>> 977 select CSRC_R4K
>> 978 select IRQ_MIPS_CPU
>> 979 select ZONE_DMA32 if 64BIT
>> 980 select SYNC_R4K
>> 981 select SYS_HAS_EARLY_PRINTK
>> 982 select USE_OF
>> 983 select SYS_SUPPORTS_ZBOOT
>> 984 select SYS_SUPPORTS_ZBOOT_UART16550
>> 985 help
>> 986 This board is based on Netlogic XLP Processor.
>> 987 Say Y here if you have a XLP based board.
>> 988
>> 989 config MIPS_PARAVIRT
>> 990 bool "Para-Virtualized guest system"
>> 991 select CEVT_R4K
>> 992 select CSRC_R4K
>> 993 select DMA_COHERENT
>> 994 select SYS_SUPPORTS_64BIT_KERNEL
>> 995 select SYS_SUPPORTS_32BIT_KERNEL
>> 996 select SYS_SUPPORTS_BIG_ENDIAN
>> 997 select SYS_SUPPORTS_SMP
>> 998 select NR_CPUS_DEFAULT_4
>> 999 select SYS_HAS_EARLY_PRINTK
>> 1000 select SYS_HAS_CPU_MIPS32_R2
>> 1001 select SYS_HAS_CPU_MIPS64_R2
>> 1002 select SYS_HAS_CPU_CAVIUM_OCTEON
>> 1003 select HW_HAS_PCI
>> 1004 select SWAP_IO_SPACE
>> 1005 help
>> 1006 This option supports guest running under ????
351 1007
352 config ARCH_MMAP_RND_COMPAT_BITS_MAX !! 1008 endchoice
353 default 16 <<
354 1009
355 config SBUS !! 1010 source "arch/mips/alchemy/Kconfig"
356 bool !! 1011 source "arch/mips/ath25/Kconfig"
>> 1012 source "arch/mips/ath79/Kconfig"
>> 1013 source "arch/mips/bcm47xx/Kconfig"
>> 1014 source "arch/mips/bcm63xx/Kconfig"
>> 1015 source "arch/mips/bmips/Kconfig"
>> 1016 source "arch/mips/generic/Kconfig"
>> 1017 source "arch/mips/jazz/Kconfig"
>> 1018 source "arch/mips/jz4740/Kconfig"
>> 1019 source "arch/mips/lantiq/Kconfig"
>> 1020 source "arch/mips/lasat/Kconfig"
>> 1021 source "arch/mips/pic32/Kconfig"
>> 1022 source "arch/mips/pistachio/Kconfig"
>> 1023 source "arch/mips/pmcs-msp71xx/Kconfig"
>> 1024 source "arch/mips/ralink/Kconfig"
>> 1025 source "arch/mips/sgi-ip27/Kconfig"
>> 1026 source "arch/mips/sibyte/Kconfig"
>> 1027 source "arch/mips/txx9/Kconfig"
>> 1028 source "arch/mips/vr41xx/Kconfig"
>> 1029 source "arch/mips/cavium-octeon/Kconfig"
>> 1030 source "arch/mips/loongson32/Kconfig"
>> 1031 source "arch/mips/loongson64/Kconfig"
>> 1032 source "arch/mips/netlogic/Kconfig"
>> 1033 source "arch/mips/paravirt/Kconfig"
>> 1034 source "arch/mips/xilfpga/Kconfig"
357 1035
358 config GENERIC_ISA_DMA !! 1036 endmenu
359 def_bool y <<
360 depends on ISA_DMA_API <<
361 1037
362 config GENERIC_CSUM !! 1038 config RWSEM_GENERIC_SPINLOCK
363 bool 1039 bool
364 default y if KMSAN || KASAN !! 1040 default y
365 1041
366 config GENERIC_BUG !! 1042 config RWSEM_XCHGADD_ALGORITHM
367 def_bool y !! 1043 bool
368 depends on BUG <<
369 select GENERIC_BUG_RELATIVE_POINTERS i <<
370 1044
371 config GENERIC_BUG_RELATIVE_POINTERS !! 1045 config ARCH_HAS_ILOG2_U32
372 bool 1046 bool
>> 1047 default n
373 1048
374 config ARCH_MAY_HAVE_PC_FDC !! 1049 config ARCH_HAS_ILOG2_U64
375 def_bool y !! 1050 bool
376 depends on ISA_DMA_API !! 1051 default n
>> 1052
>> 1053 config GENERIC_HWEIGHT
>> 1054 bool
>> 1055 default y
377 1056
378 config GENERIC_CALIBRATE_DELAY 1057 config GENERIC_CALIBRATE_DELAY
379 def_bool y !! 1058 bool
>> 1059 default y
380 1060
381 config ARCH_HAS_CPU_RELAX !! 1061 config SCHED_OMIT_FRAME_POINTER
382 def_bool y !! 1062 bool
>> 1063 default y
383 1064
384 config ARCH_HIBERNATION_POSSIBLE !! 1065 #
385 def_bool y !! 1066 # Select some configuration options automatically based on user selections.
>> 1067 #
>> 1068 config FW_ARC
>> 1069 bool
386 1070
387 config ARCH_SUSPEND_POSSIBLE !! 1071 config ARCH_MAY_HAVE_PC_FDC
388 def_bool y !! 1072 bool
389 1073
390 config AUDIT_ARCH !! 1074 config BOOT_RAW
391 def_bool y if X86_64 !! 1075 bool
392 1076
393 config KASAN_SHADOW_OFFSET !! 1077 config CEVT_BCM1480
394 hex !! 1078 bool
395 depends on KASAN <<
396 default 0xdffffc0000000000 <<
397 1079
398 config HAVE_INTEL_TXT !! 1080 config CEVT_DS1287
399 def_bool y !! 1081 bool
400 depends on INTEL_IOMMU && ACPI <<
401 1082
402 config X86_64_SMP !! 1083 config CEVT_GT641XX
403 def_bool y !! 1084 bool
404 depends on X86_64 && SMP <<
405 1085
406 config ARCH_SUPPORTS_UPROBES !! 1086 config CEVT_R4K
407 def_bool y !! 1087 bool
408 1088
409 config FIX_EARLYCON_MEM !! 1089 config CEVT_SB1250
410 def_bool y !! 1090 bool
411 1091
412 config DYNAMIC_PHYSICAL_MASK !! 1092 config CEVT_TXX9
413 bool 1093 bool
414 1094
415 config PGTABLE_LEVELS !! 1095 config CSRC_BCM1480
416 int !! 1096 bool
417 default 5 if X86_5LEVEL <<
418 default 4 if X86_64 <<
419 default 3 if X86_PAE <<
420 default 2 <<
421 1097
422 config CC_HAS_SANE_STACKPROTECTOR !! 1098 config CSRC_IOASIC
423 bool 1099 bool
424 default $(success,$(srctree)/scripts/g <<
425 default $(success,$(srctree)/scripts/g <<
426 help <<
427 We have to make sure stack protector <<
428 the compiler produces broken code or <<
429 the segment on 32-bit kernels. <<
430 1100
431 menu "Processor type and features" !! 1101 config CSRC_R4K
>> 1102 bool
432 1103
433 config SMP !! 1104 config CSRC_SB1250
434 bool "Symmetric multi-processing suppo !! 1105 bool
435 help <<
436 This enables support for systems wit <<
437 a system with only one CPU, say N. I <<
438 than one CPU, say Y. <<
439 1106
440 If you say N here, the kernel will r !! 1107 config MIPS_CLOCK_VSYSCALL
441 machines, but will use only one CPU !! 1108 def_bool CSRC_R4K || CLKSRC_MIPS_GIC
442 you say Y here, the kernel will run <<
443 uniprocessor machines. On a uniproce <<
444 will run faster if you say N here. <<
445 1109
446 Note that if you say Y here and choo !! 1110 config GPIO_TXX9
447 "Pentium" under "Processor family", !! 1111 select GPIOLIB
448 architectures. Similarly, multiproce !! 1112 bool
449 architecture may not work on all Pen <<
450 1113
451 People using multiprocessor machines !! 1114 config FW_CFE
452 Y to "Enhanced Real Time Clock Suppo !! 1115 bool
453 Management" code will be disabled if <<
454 1116
455 See also <file:Documentation/arch/x8 !! 1117 config ARCH_DMA_ADDR_T_64BIT
456 <file:Documentation/admin-guide/lock !! 1118 def_bool (HIGHMEM && ARCH_PHYS_ADDR_T_64BIT) || 64BIT
457 <http://www.tldp.org/docs.html#howto <<
458 1119
459 If you don't know what to do here, s !! 1120 config ARCH_SUPPORTS_UPROBES
>> 1121 bool
460 1122
461 config X86_X2APIC !! 1123 config DMA_MAYBE_COHERENT
462 bool "Support x2apic" !! 1124 select DMA_NONCOHERENT
463 depends on X86_LOCAL_APIC && X86_64 && !! 1125 bool
464 help <<
465 This enables x2apic support on CPUs <<
466 <<
467 This allows 32-bit apic IDs (so it c <<
468 and accesses the local apic via MSRs <<
469 <<
470 Some Intel systems circa 2022 and la <<
471 and can not fall back to the legacy <<
472 enabled in the BIOS. They will boot <<
473 without enabling this option. <<
474 1126
475 If you don't know what to do here, s !! 1127 config DMA_PERDEV_COHERENT
>> 1128 bool
>> 1129 select DMA_MAYBE_COHERENT
476 1130
477 config X86_POSTED_MSI !! 1131 config DMA_COHERENT
478 bool "Enable MSI and MSI-x delivery by !! 1132 bool
479 depends on X86_64 && IRQ_REMAP <<
480 help <<
481 This enables MSIs that are under int <<
482 posted interrupts to the host kernel <<
483 potentially be improved by coalescin <<
484 frequency bursts. <<
485 1133
486 If you don't know what to do here, s !! 1134 config DMA_NONCOHERENT
>> 1135 bool
>> 1136 select NEED_DMA_MAP_STATE
487 1137
488 config X86_MPPARSE !! 1138 config NEED_DMA_MAP_STATE
489 bool "Enable MPS table" if ACPI !! 1139 bool
490 default y <<
491 depends on X86_LOCAL_APIC <<
492 help <<
493 For old smp systems that do not have <<
494 (esp with 64bit cpus) with acpi supp <<
495 1140
496 config X86_CPU_RESCTRL !! 1141 config SYS_HAS_EARLY_PRINTK
497 bool "x86 CPU resource control support !! 1142 bool
498 depends on X86 && (CPU_SUP_INTEL || CP <<
499 select KERNFS <<
500 select PROC_CPU_RESCTRL if PRO <<
501 help <<
502 Enable x86 CPU resource control supp <<
503 1143
504 Provide support for the allocation a !! 1144 config SYS_SUPPORTS_HOTPLUG_CPU
505 usage by the CPU. !! 1145 bool
506 1146
507 Intel calls this Intel Resource Dire !! 1147 config MIPS_BONITO64
508 (Intel(R) RDT). More information abo !! 1148 bool
509 Intel x86 Architecture Software Deve <<
510 1149
511 AMD calls this AMD Platform Quality !! 1150 config MIPS_MSC
512 More information about AMD QoS can b !! 1151 bool
513 Platform Quality of Service Extensio <<
514 1152
515 Say N if unsure. !! 1153 config MIPS_NILE4
>> 1154 bool
516 1155
517 config X86_FRED !! 1156 config SYNC_R4K
518 bool "Flexible Return and Event Delive !! 1157 bool
519 depends on X86_64 <<
520 help <<
521 When enabled, try to use Flexible Re <<
522 instead of the legacy SYSCALL/SYSENT <<
523 ring transitions and exception/inter <<
524 system supports it. <<
525 1158
526 config X86_BIGSMP !! 1159 config MIPS_MACHINE
527 bool "Support for big SMP systems with !! 1160 def_bool n
528 depends on SMP && X86_32 <<
529 help <<
530 This option is needed for the system <<
531 1161
532 config X86_EXTENDED_PLATFORM !! 1162 config NO_IOPORT_MAP
533 bool "Support for extended (non-PC) x8 !! 1163 def_bool n
534 default y !! 1164
535 help !! 1165 config GENERIC_CSUM
536 If you disable this option then the !! 1166 bool
537 standard PC platforms. (which covers <<
538 systems out there.) <<
539 1167
540 If you enable this option then you'l !! 1168 config GENERIC_ISA_DMA
541 for the following non-PC x86 platfor !! 1169 bool
542 CONFIG_64BIT. !! 1170 select ZONE_DMA if GENERIC_ISA_DMA_SUPPORT_BROKEN=n
>> 1171 select ISA_DMA_API
543 1172
544 32-bit platforms (CONFIG_64BIT=n): !! 1173 config GENERIC_ISA_DMA_SUPPORT_BROKEN
545 Goldfish (Android emulator) !! 1174 bool
546 AMD Elan !! 1175 select GENERIC_ISA_DMA
547 RDC R-321x SoC <<
548 SGI 320/540 (Visual Workstatio <<
549 STA2X11-based (e.g. Northville <<
550 Moorestown MID devices <<
551 1176
552 64-bit platforms (CONFIG_64BIT=y): !! 1177 config ISA_DMA_API
553 Numascale NumaChip !! 1178 bool
554 ScaleMP vSMP <<
555 SGI Ultraviolet <<
556 1179
557 If you have one of these systems, or !! 1180 config HOLES_IN_ZONE
558 generic distribution kernel, say Y h !! 1181 bool
559 1182
560 # This is an alphabetically sorted list of 64 !! 1183 config SYS_SUPPORTS_RELOCATABLE
561 # Please maintain the alphabetic order if and !! 1184 bool
562 config X86_NUMACHIP <<
563 bool "Numascale NumaChip" <<
564 depends on X86_64 <<
565 depends on X86_EXTENDED_PLATFORM <<
566 depends on NUMA <<
567 depends on SMP <<
568 depends on X86_X2APIC <<
569 depends on PCI_MMCONFIG <<
570 help <<
571 Adds support for Numascale NumaChip <<
572 enable more than ~168 cores. <<
573 If you don't have one of these, you <<
574 <<
575 config X86_VSMP <<
576 bool "ScaleMP vSMP" <<
577 select HYPERVISOR_GUEST <<
578 select PARAVIRT <<
579 depends on X86_64 && PCI <<
580 depends on X86_EXTENDED_PLATFORM <<
581 depends on SMP <<
582 help <<
583 Support for ScaleMP vSMP systems. S <<
584 supposed to run on these EM64T-based <<
585 if you have one of these machines. <<
586 <<
587 config X86_UV <<
588 bool "SGI Ultraviolet" <<
589 depends on X86_64 <<
590 depends on X86_EXTENDED_PLATFORM <<
591 depends on NUMA <<
592 depends on EFI <<
593 depends on KEXEC_CORE <<
594 depends on X86_X2APIC <<
595 depends on PCI <<
596 help 1185 help
597 This option is needed in order to su !! 1186 Selected if the platform supports relocating the kernel.
598 If you don't have one of these, you !! 1187 The platform must provide plat_get_fdt() if it selects CONFIG_USE_OF
>> 1188 to allow access to command line and entropy sources.
599 1189
600 # Following is an alphabetically sorted list o !! 1190 #
601 # Please maintain the alphabetic order if and !! 1191 # Endianness selection. Sufficiently obscure so many users don't know what to
>> 1192 # answer,so we try hard to limit the available choices. Also the use of a
>> 1193 # choice statement should be more obvious to the user.
>> 1194 #
>> 1195 choice
>> 1196 prompt "Endianness selection"
>> 1197 help
>> 1198 Some MIPS machines can be configured for either little or big endian
>> 1199 byte order. These modes require different kernels and a different
>> 1200 Linux distribution. In general there is one preferred byteorder for a
>> 1201 particular system but some systems are just as commonly used in the
>> 1202 one or the other endianness.
>> 1203
>> 1204 config CPU_BIG_ENDIAN
>> 1205 bool "Big endian"
>> 1206 depends on SYS_SUPPORTS_BIG_ENDIAN
>> 1207
>> 1208 config CPU_LITTLE_ENDIAN
>> 1209 bool "Little endian"
>> 1210 depends on SYS_SUPPORTS_LITTLE_ENDIAN
602 1211
603 config X86_GOLDFISH !! 1212 endchoice
604 bool "Goldfish (Virtual Platform)" <<
605 depends on X86_EXTENDED_PLATFORM <<
606 help <<
607 Enable support for the Goldfish virt <<
608 for Android development. Unless you <<
609 Goldfish emulator say N here. <<
610 1213
611 config X86_INTEL_CE !! 1214 config EXPORT_UASM
612 bool "CE4100 TV platform" !! 1215 bool
613 depends on PCI <<
614 depends on PCI_GODIRECT <<
615 depends on X86_IO_APIC <<
616 depends on X86_32 <<
617 depends on X86_EXTENDED_PLATFORM <<
618 select X86_REBOOTFIXUPS <<
619 select OF <<
620 select OF_EARLY_FLATTREE <<
621 help <<
622 Select for the Intel CE media proces <<
623 This option compiles in support for <<
624 boxes and media devices. <<
625 <<
626 config X86_INTEL_MID <<
627 bool "Intel MID platform support" <<
628 depends on X86_EXTENDED_PLATFORM <<
629 depends on X86_PLATFORM_DEVICES <<
630 depends on PCI <<
631 depends on X86_64 || (PCI_GOANY && X86 <<
632 depends on X86_IO_APIC <<
633 select I2C <<
634 select DW_APB_TIMER <<
635 select INTEL_SCU_PCI <<
636 help <<
637 Select to build a kernel capable of <<
638 Internet Device) platform systems wh <<
639 interfaces. If you are building for <<
640 <<
641 Intel MID platforms are based on an <<
642 consume less power than most of the <<
643 <<
644 config X86_INTEL_QUARK <<
645 bool "Intel Quark platform support" <<
646 depends on X86_32 <<
647 depends on X86_EXTENDED_PLATFORM <<
648 depends on X86_PLATFORM_DEVICES <<
649 depends on X86_TSC <<
650 depends on PCI <<
651 depends on PCI_GOANY <<
652 depends on X86_IO_APIC <<
653 select IOSF_MBI <<
654 select INTEL_IMR <<
655 select COMMON_CLK <<
656 help <<
657 Select to include support for Quark <<
658 Say Y here if you have a Quark based <<
659 compatible Intel Galileo. <<
660 <<
661 config X86_INTEL_LPSS <<
662 bool "Intel Low Power Subsystem Suppor <<
663 depends on X86 && ACPI && PCI <<
664 select COMMON_CLK <<
665 select PINCTRL <<
666 select IOSF_MBI <<
667 help <<
668 Select to build support for Intel Lo <<
669 found on Intel Lynxpoint PCH. Select <<
670 things like clock tree (common clock <<
671 which are needed by the LPSS periphe <<
672 <<
673 config X86_AMD_PLATFORM_DEVICE <<
674 bool "AMD ACPI2Platform devices suppor <<
675 depends on ACPI <<
676 select COMMON_CLK <<
677 select PINCTRL <<
678 help <<
679 Select to interpret AMD specific ACP <<
680 such as I2C, UART, GPIO found on AMD <<
681 I2C and UART depend on COMMON_CLK to <<
682 implemented under PINCTRL subsystem. <<
683 1216
684 config IOSF_MBI !! 1217 config SYS_SUPPORTS_APM_EMULATION
685 tristate "Intel SoC IOSF Sideband supp !! 1218 bool
686 depends on PCI <<
687 help <<
688 This option enables sideband registe <<
689 platforms. On these platforms the IO <<
690 MSR's for some register accesses, mo <<
691 and power. Drivers may query the ava <<
692 determine if they need the sideband <<
693 platforms. The sideband is available <<
694 This list is not meant to be exclusi <<
695 - BayTrail <<
696 - Braswell <<
697 - Quark <<
698 <<
699 You should say Y if you are running <<
700 <<
701 config IOSF_MBI_DEBUG <<
702 bool "Enable IOSF sideband access thro <<
703 depends on IOSF_MBI && DEBUG_FS <<
704 help <<
705 Select this option to expose the IOS <<
706 MDR, MCRX) through debugfs to write <<
707 different units on the SoC. This is <<
708 state information for debug and anal <<
709 mechanism, users of this option woul <<
710 device they want to access. <<
711 <<
712 If you don't require the option or a <<
713 <<
714 config X86_RDC321X <<
715 bool "RDC R-321x SoC" <<
716 depends on X86_32 <<
717 depends on X86_EXTENDED_PLATFORM <<
718 select M486 <<
719 select X86_REBOOTFIXUPS <<
720 help <<
721 This option is needed for RDC R-321x <<
722 as R-8610-(G). <<
723 If you don't have one of these chips <<
724 <<
725 config X86_32_NON_STANDARD <<
726 bool "Support non-standard 32-bit SMP <<
727 depends on X86_32 && SMP <<
728 depends on X86_EXTENDED_PLATFORM <<
729 help <<
730 This option compiles in the bigsmp a <<
731 subarchitectures. It is intended fo <<
732 kernel. If you select them all, kern <<
733 one and will fallback to default. <<
734 1219
735 # Alphabetically sorted list of Non standard 3 !! 1220 config SYS_SUPPORTS_BIG_ENDIAN
>> 1221 bool
736 1222
737 config X86_SUPPORTS_MEMORY_FAILURE !! 1223 config SYS_SUPPORTS_LITTLE_ENDIAN
738 def_bool y !! 1224 bool
739 # MCE code calls memory_failure(): <<
740 depends on X86_MCE <<
741 # On 32-bit this adds too big of NODES <<
742 # On 32-bit SPARSEMEM adds too big of <<
743 depends on X86_64 || !SPARSEMEM <<
744 select ARCH_SUPPORTS_MEMORY_FAILURE <<
745 <<
746 config STA2X11 <<
747 bool "STA2X11 Companion Chip Support" <<
748 depends on X86_32_NON_STANDARD && PCI <<
749 select SWIOTLB <<
750 select MFD_STA2X11 <<
751 select GPIOLIB <<
752 help <<
753 This adds support for boards based o <<
754 a.k.a. "ConneXt". The chip is used i <<
755 PC chipset, so all "standard" periph <<
756 option is selected the kernel will s <<
757 standard PC machines. <<
758 <<
759 config X86_32_IRIS <<
760 tristate "Eurobraille/Iris poweroff mo <<
761 depends on X86_32 <<
762 help <<
763 The Iris machines from EuroBraille d <<
764 to shut themselves down properly. A <<
765 needed to do so, which is what this <<
766 kernel shutdown. <<
767 1225
768 This is only for Iris machines from !! 1226 config SYS_SUPPORTS_HUGETLBFS
>> 1227 bool
>> 1228 depends on CPU_SUPPORTS_HUGEPAGES && 64BIT
>> 1229 default y
769 1230
770 If unused, say N. !! 1231 config MIPS_HUGE_TLB_SUPPORT
>> 1232 def_bool HUGETLB_PAGE || TRANSPARENT_HUGEPAGE
771 1233
772 config SCHED_OMIT_FRAME_POINTER !! 1234 config IRQ_CPU_RM7K
773 def_bool y !! 1235 bool
774 prompt "Single-depth WCHAN output" <<
775 depends on X86 <<
776 help <<
777 Calculate simpler /proc/<PID>/wchan <<
778 is disabled then wchan values will r <<
779 caller function. This provides more <<
780 at the expense of slightly more sche <<
781 1236
782 If in doubt, say "Y". !! 1237 config IRQ_MSP_SLP
>> 1238 bool
783 1239
784 menuconfig HYPERVISOR_GUEST !! 1240 config IRQ_MSP_CIC
785 bool "Linux guest support" !! 1241 bool
786 help <<
787 Say Y here to enable options for run <<
788 visors. This option enables basic hy <<
789 setup. <<
790 1242
791 If you say N, all options in this su !! 1243 config IRQ_TXX9
792 disabled, and Linux guest support wo !! 1244 bool
793 1245
794 if HYPERVISOR_GUEST !! 1246 config IRQ_GT641XX
>> 1247 bool
795 1248
796 config PARAVIRT !! 1249 config PCI_GT64XXX_PCI0
797 bool "Enable paravirtualization code" !! 1250 bool
798 depends on HAVE_STATIC_CALL <<
799 help <<
800 This changes the kernel so it can mo <<
801 under a hypervisor, potentially impr <<
802 over full virtualization. However, <<
803 the kernel is theoretically slower a <<
804 1251
805 config PARAVIRT_XXL !! 1252 config NO_EXCEPT_FILL
806 bool 1253 bool
807 1254
808 config PARAVIRT_DEBUG !! 1255 config SOC_EMMA2RH
809 bool "paravirt-ops debugging" !! 1256 bool
810 depends on PARAVIRT && DEBUG_KERNEL !! 1257 select CEVT_R4K
811 help !! 1258 select CSRC_R4K
812 Enable to debug paravirt_ops interna !! 1259 select DMA_NONCOHERENT
813 a paravirt_op is missing when it is !! 1260 select IRQ_MIPS_CPU
>> 1261 select SWAP_IO_SPACE
>> 1262 select SYS_HAS_CPU_R5500
>> 1263 select SYS_SUPPORTS_32BIT_KERNEL
>> 1264 select SYS_SUPPORTS_64BIT_KERNEL
>> 1265 select SYS_SUPPORTS_BIG_ENDIAN
814 1266
815 config PARAVIRT_SPINLOCKS !! 1267 config SOC_PNX833X
816 bool "Paravirtualization layer for spi !! 1268 bool
817 depends on PARAVIRT && SMP !! 1269 select CEVT_R4K
818 help !! 1270 select CSRC_R4K
819 Paravirtualized spinlocks allow a pv !! 1271 select IRQ_MIPS_CPU
820 spinlock implementation with somethi !! 1272 select DMA_NONCOHERENT
821 (for example, block the virtual CPU !! 1273 select SYS_HAS_CPU_MIPS32_R2
>> 1274 select SYS_SUPPORTS_32BIT_KERNEL
>> 1275 select SYS_SUPPORTS_LITTLE_ENDIAN
>> 1276 select SYS_SUPPORTS_BIG_ENDIAN
>> 1277 select SYS_SUPPORTS_MIPS16
>> 1278 select CPU_MIPSR2_IRQ_VI
822 1279
823 It has a minimal impact on native ke !! 1280 config SOC_PNX8335
824 benefit on paravirtualized KVM / Xen !! 1281 bool
>> 1282 select SOC_PNX833X
825 1283
826 If you are unsure how to answer this !! 1284 config MIPS_SPRAM
>> 1285 bool
827 1286
828 config X86_HV_CALLBACK_VECTOR !! 1287 config SWAP_IO_SPACE
829 def_bool n !! 1288 bool
830 1289
831 source "arch/x86/xen/Kconfig" !! 1290 config SGI_HAS_INDYDOG
>> 1291 bool
832 1292
833 config KVM_GUEST !! 1293 config SGI_HAS_HAL2
834 bool "KVM Guest support (including kvm !! 1294 bool
835 depends on PARAVIRT <<
836 select PARAVIRT_CLOCK <<
837 select ARCH_CPUIDLE_HALTPOLL <<
838 select X86_HV_CALLBACK_VECTOR <<
839 default y <<
840 help <<
841 This option enables various optimiza <<
842 hypervisor. It includes a paravirtua <<
843 of relying on a PIT (or probably oth <<
844 underlying device model, the host pr <<
845 timing infrastructure such as time o <<
846 1295
847 config ARCH_CPUIDLE_HALTPOLL !! 1296 config SGI_HAS_SEEQ
848 def_bool n !! 1297 bool
849 prompt "Disable host haltpoll when loa <<
850 help <<
851 If virtualized under KVM, disable ho <<
852 1298
853 config PVH !! 1299 config SGI_HAS_WD93
854 bool "Support for running PVH guests" !! 1300 bool
855 help <<
856 This option enables the PVH entry po <<
857 as specified in the x86/HVM direct b <<
858 <<
859 config PARAVIRT_TIME_ACCOUNTING <<
860 bool "Paravirtual steal time accountin <<
861 depends on PARAVIRT <<
862 help <<
863 Select this option to enable fine gr <<
864 accounting. Time spent executing oth <<
865 the current vCPU is discounted from <<
866 that, there can be a small performan <<
867 <<
868 If in doubt, say N here. <<
869 <<
870 config PARAVIRT_CLOCK <<
871 bool <<
872 <<
873 config JAILHOUSE_GUEST <<
874 bool "Jailhouse non-root cell support" <<
875 depends on X86_64 && PCI <<
876 select X86_PM_TIMER <<
877 help <<
878 This option allows to run Linux as g <<
879 cell. You can leave this option disa <<
880 Jailhouse and run Linux afterwards i <<
881 <<
882 config ACRN_GUEST <<
883 bool "ACRN Guest support" <<
884 depends on X86_64 <<
885 select X86_HV_CALLBACK_VECTOR <<
886 help <<
887 This option allows to run Linux as g <<
888 a flexible, lightweight reference op <<
889 real-time and safety-criticality in <<
890 IOT with small footprint and real-ti <<
891 found in https://projectacrn.org/. <<
892 <<
893 config INTEL_TDX_GUEST <<
894 bool "Intel TDX (Trust Domain Extensio <<
895 depends on X86_64 && CPU_SUP_INTEL <<
896 depends on X86_X2APIC <<
897 depends on EFI_STUB <<
898 select ARCH_HAS_CC_PLATFORM <<
899 select X86_MEM_ENCRYPT <<
900 select X86_MCE <<
901 select UNACCEPTED_MEMORY <<
902 help <<
903 Support running as a guest under Int <<
904 the guest kernel can not boot or run <<
905 TDX includes memory encryption and i <<
906 which protect the confidentiality an <<
907 memory contents and CPU state. TDX g <<
908 some attacks from the VMM. <<
909 <<
910 endif # HYPERVISOR_GUEST <<
911 <<
912 source "arch/x86/Kconfig.cpu" <<
913 <<
914 config HPET_TIMER <<
915 def_bool X86_64 <<
916 prompt "HPET Timer Support" if X86_32 <<
917 help <<
918 Use the IA-PC HPET (High Precision E <<
919 time in preference to the PIT and RT <<
920 present. <<
921 HPET is the next generation timer re <<
922 The HPET provides a stable time base <<
923 systems, unlike the TSC, but it is m <<
924 as it is off-chip. The interface us <<
925 in the HPET spec, revision 1. <<
926 <<
927 You can safely choose Y here. Howev <<
928 activated if the platform and the BI <<
929 Otherwise the 8254 will be used for <<
930 1301
931 Choose N to continue using the legac !! 1302 config SGI_HAS_ZILOG
>> 1303 bool
932 1304
933 config HPET_EMULATE_RTC !! 1305 config SGI_HAS_I8042
934 def_bool y !! 1306 bool
935 depends on HPET_TIMER && (RTC_DRV_CMOS <<
936 1307
937 # Mark as expert because too many people got i !! 1308 config DEFAULT_SGI_PARTITION
938 # The code disables itself when not needed. !! 1309 bool
939 config DMI <<
940 default y <<
941 select DMI_SCAN_MACHINE_NON_EFI_FALLBA <<
942 bool "Enable DMI scanning" if EXPERT <<
943 help <<
944 Enabled scanning of DMI to identify <<
945 here unless you have verified that y <<
946 affected by entries in the DMI black <<
947 BIOS code. <<
948 <<
949 config GART_IOMMU <<
950 bool "Old AMD GART IOMMU support" <<
951 select IOMMU_HELPER <<
952 select SWIOTLB <<
953 depends on X86_64 && PCI && AMD_NB <<
954 help <<
955 Provides a driver for older AMD Athl <<
956 GART based hardware IOMMUs. <<
957 <<
958 The GART supports full DMA access fo <<
959 limitations, on systems with more th <<
960 for USB, sound, many IDE/SATA chipse <<
961 <<
962 Newer systems typically have a moder <<
963 the CONFIG_AMD_IOMMU=y config option <<
964 <<
965 In normal configurations this driver <<
966 there's more than 3 GB of memory and <<
967 32-bit limited device. <<
968 1310
969 If unsure, say Y. !! 1311 config FW_ARC32
>> 1312 bool
970 1313
971 config BOOT_VESA_SUPPORT !! 1314 config FW_SNIPROM
972 bool 1315 bool
973 help <<
974 If true, at least one selected frame <<
975 of VESA video modes set at an early <<
976 1316
977 config MAXSMP !! 1317 config BOOT_ELF32
978 bool "Enable Maximum number of SMP Pro !! 1318 bool
979 depends on X86_64 && SMP && DEBUG_KERN <<
980 select CPUMASK_OFFSTACK <<
981 help <<
982 Enable maximum number of CPUS and NU <<
983 If unsure, say N. <<
984 1319
985 # !! 1320 config MIPS_L1_CACHE_SHIFT_4
986 # The maximum number of CPUs supported: !! 1321 bool
987 # <<
988 # The main config value is NR_CPUS, which defa <<
989 # and which can be configured interactively in <<
990 # [NR_CPUS_RANGE_BEGIN ... NR_CPUS_RANGE_END] <<
991 # <<
992 # The ranges are different on 32-bit and 64-bi <<
993 # hardware capabilities and scalability featur <<
994 # <<
995 # ( If MAXSMP is enabled we just use the highe <<
996 # interactive configuration. ) <<
997 # <<
998 1322
999 config NR_CPUS_RANGE_BEGIN !! 1323 config MIPS_L1_CACHE_SHIFT_5
1000 int !! 1324 bool
1001 default NR_CPUS_RANGE_END if MAXSMP <<
1002 default 1 if !SMP <<
1003 default 2 <<
1004 1325
1005 config NR_CPUS_RANGE_END !! 1326 config MIPS_L1_CACHE_SHIFT_6
1006 int !! 1327 bool
1007 depends on X86_32 <<
1008 default 64 if SMP && X86_BIGSMP <<
1009 default 8 if SMP && !X86_BIGSMP <<
1010 default 1 if !SMP <<
1011 1328
1012 config NR_CPUS_RANGE_END !! 1329 config MIPS_L1_CACHE_SHIFT_7
1013 int !! 1330 bool
1014 depends on X86_64 <<
1015 default 8192 if SMP && CPUMASK_OFFST <<
1016 default 512 if SMP && !CPUMASK_OFFS <<
1017 default 1 if !SMP <<
1018 1331
1019 config NR_CPUS_DEFAULT !! 1332 config MIPS_L1_CACHE_SHIFT
1020 int 1333 int
1021 depends on X86_32 !! 1334 default "7" if MIPS_L1_CACHE_SHIFT_7
1022 default 32 if X86_BIGSMP !! 1335 default "6" if MIPS_L1_CACHE_SHIFT_6
1023 default 8 if SMP !! 1336 default "5" if MIPS_L1_CACHE_SHIFT_5
1024 default 1 if !SMP !! 1337 default "4" if MIPS_L1_CACHE_SHIFT_4
>> 1338 default "5"
1025 1339
1026 config NR_CPUS_DEFAULT !! 1340 config HAVE_STD_PC_SERIAL_PORT
1027 int !! 1341 bool
1028 depends on X86_64 <<
1029 default 8192 if MAXSMP <<
1030 default 64 if SMP <<
1031 default 1 if !SMP <<
1032 1342
1033 config NR_CPUS !! 1343 config ARC_CONSOLE
1034 int "Maximum number of CPUs" if SMP & !! 1344 bool "ARC console support"
1035 range NR_CPUS_RANGE_BEGIN NR_CPUS_RAN !! 1345 depends on SGI_IP22 || SGI_IP28 || (SNI_RM && CPU_LITTLE_ENDIAN)
1036 default NR_CPUS_DEFAULT <<
1037 help <<
1038 This allows you to specify the maxi <<
1039 kernel will support. If CPUMASK_OF <<
1040 supported value is 8192, otherwise <<
1041 minimum value which makes sense is <<
1042 1346
1043 This is purely to save memory: each !! 1347 config ARC_MEMORY
1044 to the kernel image. !! 1348 bool
>> 1349 depends on MACH_JAZZ || SNI_RM || SGI_IP32
>> 1350 default y
1045 1351
1046 config SCHED_CLUSTER !! 1352 config ARC_PROMLIB
1047 bool "Cluster scheduler support" !! 1353 bool
1048 depends on SMP !! 1354 depends on MACH_JAZZ || SNI_RM || SGI_IP22 || SGI_IP28 || SGI_IP32
1049 default y 1355 default y
>> 1356
>> 1357 config FW_ARC64
>> 1358 bool
>> 1359
>> 1360 config BOOT_ELF64
>> 1361 bool
>> 1362
>> 1363 menu "CPU selection"
>> 1364
>> 1365 choice
>> 1366 prompt "CPU type"
>> 1367 default CPU_R4X00
>> 1368
>> 1369 config CPU_LOONGSON3
>> 1370 bool "Loongson 3 CPU"
>> 1371 depends on SYS_HAS_CPU_LOONGSON3
>> 1372 select CPU_SUPPORTS_64BIT_KERNEL
>> 1373 select CPU_SUPPORTS_HIGHMEM
>> 1374 select CPU_SUPPORTS_HUGEPAGES
>> 1375 select WEAK_ORDERING
>> 1376 select WEAK_REORDERING_BEYOND_LLSC
>> 1377 select MIPS_PGD_C0_CONTEXT
>> 1378 select MIPS_L1_CACHE_SHIFT_6
>> 1379 select MIPS_FP_SUPPORT
>> 1380 select GPIOLIB
1050 help 1381 help
1051 Cluster scheduler support improves !! 1382 The Loongson 3 processor implements the MIPS64R2 instruction
1052 making when dealing with machines t !! 1383 set with many extensions.
1053 Cluster usually means a couple of C <<
1054 by sharing mid-level caches, last-l <<
1055 busses. <<
1056 1384
1057 config SCHED_SMT !! 1385 config LOONGSON3_ENHANCEMENT
1058 def_bool y if SMP !! 1386 bool "New Loongson 3 CPU Enhancements"
>> 1387 default n
>> 1388 select CPU_MIPSR2
>> 1389 select CPU_HAS_PREFETCH
>> 1390 depends on CPU_LOONGSON3
>> 1391 help
>> 1392 New Loongson 3 CPU (since Loongson-3A R2, as opposed to Loongson-3A
>> 1393 R1, Loongson-3B R1 and Loongson-3B R2) has many enhancements, such as
>> 1394 FTLB, L1-VCache, EI/DI/Wait/Prefetch instruction, DSP/DSPv2 ASE, User
>> 1395 Local register, Read-Inhibit/Execute-Inhibit, SFB (Store Fill Buffer),
>> 1396 Fast TLB refill support, etc.
>> 1397
>> 1398 This option enable those enhancements which are not probed at run
>> 1399 time. If you want a generic kernel to run on all Loongson 3 machines,
>> 1400 please say 'N' here. If you want a high-performance kernel to run on
>> 1401 new Loongson 3 machines only, please say 'Y' here.
>> 1402
>> 1403 config CPU_LOONGSON2E
>> 1404 bool "Loongson 2E"
>> 1405 depends on SYS_HAS_CPU_LOONGSON2E
>> 1406 select CPU_LOONGSON2
>> 1407 help
>> 1408 The Loongson 2E processor implements the MIPS III instruction set
>> 1409 with many extensions.
>> 1410
>> 1411 It has an internal FPGA northbridge, which is compatible to
>> 1412 bonito64.
>> 1413
>> 1414 config CPU_LOONGSON2F
>> 1415 bool "Loongson 2F"
>> 1416 depends on SYS_HAS_CPU_LOONGSON2F
>> 1417 select CPU_LOONGSON2
>> 1418 select GPIOLIB
>> 1419 help
>> 1420 The Loongson 2F processor implements the MIPS III instruction set
>> 1421 with many extensions.
1059 1422
1060 config SCHED_MC !! 1423 Loongson2F have built-in DDR2 and PCIX controller. The PCIX controller
1061 def_bool y !! 1424 have a similar programming interface with FPGA northbridge used in
1062 prompt "Multi-core scheduler support" !! 1425 Loongson2E.
1063 depends on SMP !! 1426
>> 1427 config CPU_LOONGSON1B
>> 1428 bool "Loongson 1B"
>> 1429 depends on SYS_HAS_CPU_LOONGSON1B
>> 1430 select CPU_LOONGSON1
>> 1431 select LEDS_GPIO_REGISTER
>> 1432 help
>> 1433 The Loongson 1B is a 32-bit SoC, which implements the MIPS32
>> 1434 release 2 instruction set.
>> 1435
>> 1436 config CPU_LOONGSON1C
>> 1437 bool "Loongson 1C"
>> 1438 depends on SYS_HAS_CPU_LOONGSON1C
>> 1439 select CPU_LOONGSON1
>> 1440 select ARCH_WANT_OPTIONAL_GPIOLIB
>> 1441 select LEDS_GPIO_REGISTER
>> 1442 help
>> 1443 The Loongson 1C is a 32-bit SoC, which implements the MIPS32
>> 1444 release 2 instruction set.
>> 1445
>> 1446 config CPU_MIPS32_R1
>> 1447 bool "MIPS32 Release 1"
>> 1448 depends on SYS_HAS_CPU_MIPS32_R1
>> 1449 select CPU_HAS_PREFETCH
>> 1450 select CPU_SUPPORTS_32BIT_KERNEL
>> 1451 select CPU_SUPPORTS_HIGHMEM
>> 1452 help
>> 1453 Choose this option to build a kernel for release 1 or later of the
>> 1454 MIPS32 architecture. Most modern embedded systems with a 32-bit
>> 1455 MIPS processor are based on a MIPS32 processor. If you know the
>> 1456 specific type of processor in your system, choose those that one
>> 1457 otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system.
>> 1458 Release 2 of the MIPS32 architecture is available since several
>> 1459 years so chances are you even have a MIPS32 Release 2 processor
>> 1460 in which case you should choose CPU_MIPS32_R2 instead for better
>> 1461 performance.
>> 1462
>> 1463 config CPU_MIPS32_R2
>> 1464 bool "MIPS32 Release 2"
>> 1465 depends on SYS_HAS_CPU_MIPS32_R2
>> 1466 select CPU_HAS_PREFETCH
>> 1467 select CPU_SUPPORTS_32BIT_KERNEL
>> 1468 select CPU_SUPPORTS_HIGHMEM
>> 1469 select CPU_SUPPORTS_MSA
>> 1470 select HAVE_KVM
>> 1471 help
>> 1472 Choose this option to build a kernel for release 2 or later of the
>> 1473 MIPS32 architecture. Most modern embedded systems with a 32-bit
>> 1474 MIPS processor are based on a MIPS32 processor. If you know the
>> 1475 specific type of processor in your system, choose those that one
>> 1476 otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system.
>> 1477
>> 1478 config CPU_MIPS32_R6
>> 1479 bool "MIPS32 Release 6"
>> 1480 depends on SYS_HAS_CPU_MIPS32_R6
>> 1481 select CPU_HAS_PREFETCH
>> 1482 select CPU_SUPPORTS_32BIT_KERNEL
>> 1483 select CPU_SUPPORTS_HIGHMEM
>> 1484 select CPU_SUPPORTS_MSA
>> 1485 select GENERIC_CSUM
>> 1486 select HAVE_KVM
>> 1487 select MIPS_O32_FP64_SUPPORT
>> 1488 help
>> 1489 Choose this option to build a kernel for release 6 or later of the
>> 1490 MIPS32 architecture. New MIPS processors, starting with the Warrior
>> 1491 family, are based on a MIPS32r6 processor. If you own an older
>> 1492 processor, you probably need to select MIPS32r1 or MIPS32r2 instead.
>> 1493
>> 1494 config CPU_MIPS64_R1
>> 1495 bool "MIPS64 Release 1"
>> 1496 depends on SYS_HAS_CPU_MIPS64_R1
>> 1497 select CPU_HAS_PREFETCH
>> 1498 select CPU_SUPPORTS_32BIT_KERNEL
>> 1499 select CPU_SUPPORTS_64BIT_KERNEL
>> 1500 select CPU_SUPPORTS_HIGHMEM
>> 1501 select CPU_SUPPORTS_HUGEPAGES
>> 1502 help
>> 1503 Choose this option to build a kernel for release 1 or later of the
>> 1504 MIPS64 architecture. Many modern embedded systems with a 64-bit
>> 1505 MIPS processor are based on a MIPS64 processor. If you know the
>> 1506 specific type of processor in your system, choose those that one
>> 1507 otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system.
>> 1508 Release 2 of the MIPS64 architecture is available since several
>> 1509 years so chances are you even have a MIPS64 Release 2 processor
>> 1510 in which case you should choose CPU_MIPS64_R2 instead for better
>> 1511 performance.
>> 1512
>> 1513 config CPU_MIPS64_R2
>> 1514 bool "MIPS64 Release 2"
>> 1515 depends on SYS_HAS_CPU_MIPS64_R2
>> 1516 select CPU_HAS_PREFETCH
>> 1517 select CPU_SUPPORTS_32BIT_KERNEL
>> 1518 select CPU_SUPPORTS_64BIT_KERNEL
>> 1519 select CPU_SUPPORTS_HIGHMEM
>> 1520 select CPU_SUPPORTS_HUGEPAGES
>> 1521 select CPU_SUPPORTS_MSA
>> 1522 select HAVE_KVM
>> 1523 help
>> 1524 Choose this option to build a kernel for release 2 or later of the
>> 1525 MIPS64 architecture. Many modern embedded systems with a 64-bit
>> 1526 MIPS processor are based on a MIPS64 processor. If you know the
>> 1527 specific type of processor in your system, choose those that one
>> 1528 otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system.
>> 1529
>> 1530 config CPU_MIPS64_R6
>> 1531 bool "MIPS64 Release 6"
>> 1532 depends on SYS_HAS_CPU_MIPS64_R6
>> 1533 select CPU_HAS_PREFETCH
>> 1534 select CPU_SUPPORTS_32BIT_KERNEL
>> 1535 select CPU_SUPPORTS_64BIT_KERNEL
>> 1536 select CPU_SUPPORTS_HIGHMEM
>> 1537 select CPU_SUPPORTS_MSA
>> 1538 select GENERIC_CSUM
>> 1539 select MIPS_O32_FP64_SUPPORT if 32BIT || MIPS32_O32
>> 1540 select HAVE_KVM
>> 1541 help
>> 1542 Choose this option to build a kernel for release 6 or later of the
>> 1543 MIPS64 architecture. New MIPS processors, starting with the Warrior
>> 1544 family, are based on a MIPS64r6 processor. If you own an older
>> 1545 processor, you probably need to select MIPS64r1 or MIPS64r2 instead.
>> 1546
>> 1547 config CPU_R3000
>> 1548 bool "R3000"
>> 1549 depends on SYS_HAS_CPU_R3000
>> 1550 select CPU_HAS_WB
>> 1551 select CPU_SUPPORTS_32BIT_KERNEL
>> 1552 select CPU_SUPPORTS_HIGHMEM
>> 1553 help
>> 1554 Please make sure to pick the right CPU type. Linux/MIPS is not
>> 1555 designed to be generic, i.e. Kernels compiled for R3000 CPUs will
>> 1556 *not* work on R4000 machines and vice versa. However, since most
>> 1557 of the supported machines have an R4000 (or similar) CPU, R4x00
>> 1558 might be a safe bet. If the resulting kernel does not work,
>> 1559 try to recompile with R3000.
>> 1560
>> 1561 config CPU_TX39XX
>> 1562 bool "R39XX"
>> 1563 depends on SYS_HAS_CPU_TX39XX
>> 1564 select CPU_SUPPORTS_32BIT_KERNEL
>> 1565
>> 1566 config CPU_VR41XX
>> 1567 bool "R41xx"
>> 1568 depends on SYS_HAS_CPU_VR41XX
>> 1569 select CPU_SUPPORTS_32BIT_KERNEL
>> 1570 select CPU_SUPPORTS_64BIT_KERNEL
>> 1571 help
>> 1572 The options selects support for the NEC VR4100 series of processors.
>> 1573 Only choose this option if you have one of these processors as a
>> 1574 kernel built with this option will not run on any other type of
>> 1575 processor or vice versa.
>> 1576
>> 1577 config CPU_R4300
>> 1578 bool "R4300"
>> 1579 depends on SYS_HAS_CPU_R4300
>> 1580 select CPU_SUPPORTS_32BIT_KERNEL
>> 1581 select CPU_SUPPORTS_64BIT_KERNEL
>> 1582 help
>> 1583 MIPS Technologies R4300-series processors.
>> 1584
>> 1585 config CPU_R4X00
>> 1586 bool "R4x00"
>> 1587 depends on SYS_HAS_CPU_R4X00
>> 1588 select CPU_SUPPORTS_32BIT_KERNEL
>> 1589 select CPU_SUPPORTS_64BIT_KERNEL
>> 1590 select CPU_SUPPORTS_HUGEPAGES
>> 1591 help
>> 1592 MIPS Technologies R4000-series processors other than 4300, including
>> 1593 the R4000, R4400, R4600, and 4700.
>> 1594
>> 1595 config CPU_TX49XX
>> 1596 bool "R49XX"
>> 1597 depends on SYS_HAS_CPU_TX49XX
>> 1598 select CPU_HAS_PREFETCH
>> 1599 select CPU_SUPPORTS_32BIT_KERNEL
>> 1600 select CPU_SUPPORTS_64BIT_KERNEL
>> 1601 select CPU_SUPPORTS_HUGEPAGES
>> 1602
>> 1603 config CPU_R5000
>> 1604 bool "R5000"
>> 1605 depends on SYS_HAS_CPU_R5000
>> 1606 select CPU_SUPPORTS_32BIT_KERNEL
>> 1607 select CPU_SUPPORTS_64BIT_KERNEL
>> 1608 select CPU_SUPPORTS_HUGEPAGES
>> 1609 help
>> 1610 MIPS Technologies R5000-series processors other than the Nevada.
>> 1611
>> 1612 config CPU_R5432
>> 1613 bool "R5432"
>> 1614 depends on SYS_HAS_CPU_R5432
>> 1615 select CPU_SUPPORTS_32BIT_KERNEL
>> 1616 select CPU_SUPPORTS_64BIT_KERNEL
>> 1617 select CPU_SUPPORTS_HUGEPAGES
>> 1618
>> 1619 config CPU_R5500
>> 1620 bool "R5500"
>> 1621 depends on SYS_HAS_CPU_R5500
>> 1622 select CPU_SUPPORTS_32BIT_KERNEL
>> 1623 select CPU_SUPPORTS_64BIT_KERNEL
>> 1624 select CPU_SUPPORTS_HUGEPAGES
>> 1625 help
>> 1626 NEC VR5500 and VR5500A series processors implement 64-bit MIPS IV
>> 1627 instruction set.
>> 1628
>> 1629 config CPU_R6000
>> 1630 bool "R6000"
>> 1631 depends on SYS_HAS_CPU_R6000
>> 1632 select CPU_SUPPORTS_32BIT_KERNEL
>> 1633 help
>> 1634 MIPS Technologies R6000 and R6000A series processors. Note these
>> 1635 processors are extremely rare and the support for them is incomplete.
>> 1636
>> 1637 config CPU_NEVADA
>> 1638 bool "RM52xx"
>> 1639 depends on SYS_HAS_CPU_NEVADA
>> 1640 select CPU_SUPPORTS_32BIT_KERNEL
>> 1641 select CPU_SUPPORTS_64BIT_KERNEL
>> 1642 select CPU_SUPPORTS_HUGEPAGES
>> 1643 help
>> 1644 QED / PMC-Sierra RM52xx-series ("Nevada") processors.
>> 1645
>> 1646 config CPU_R8000
>> 1647 bool "R8000"
>> 1648 depends on SYS_HAS_CPU_R8000
>> 1649 select CPU_HAS_PREFETCH
>> 1650 select CPU_SUPPORTS_64BIT_KERNEL
>> 1651 help
>> 1652 MIPS Technologies R8000 processors. Note these processors are
>> 1653 uncommon and the support for them is incomplete.
>> 1654
>> 1655 config CPU_R10000
>> 1656 bool "R10000"
>> 1657 depends on SYS_HAS_CPU_R10000
>> 1658 select CPU_HAS_PREFETCH
>> 1659 select CPU_SUPPORTS_32BIT_KERNEL
>> 1660 select CPU_SUPPORTS_64BIT_KERNEL
>> 1661 select CPU_SUPPORTS_HIGHMEM
>> 1662 select CPU_SUPPORTS_HUGEPAGES
>> 1663 help
>> 1664 MIPS Technologies R10000-series processors.
>> 1665
>> 1666 config CPU_RM7000
>> 1667 bool "RM7000"
>> 1668 depends on SYS_HAS_CPU_RM7000
>> 1669 select CPU_HAS_PREFETCH
>> 1670 select CPU_SUPPORTS_32BIT_KERNEL
>> 1671 select CPU_SUPPORTS_64BIT_KERNEL
>> 1672 select CPU_SUPPORTS_HIGHMEM
>> 1673 select CPU_SUPPORTS_HUGEPAGES
>> 1674
>> 1675 config CPU_SB1
>> 1676 bool "SB1"
>> 1677 depends on SYS_HAS_CPU_SB1
>> 1678 select CPU_SUPPORTS_32BIT_KERNEL
>> 1679 select CPU_SUPPORTS_64BIT_KERNEL
>> 1680 select CPU_SUPPORTS_HIGHMEM
>> 1681 select CPU_SUPPORTS_HUGEPAGES
>> 1682 select WEAK_ORDERING
>> 1683
>> 1684 config CPU_CAVIUM_OCTEON
>> 1685 bool "Cavium Octeon processor"
>> 1686 depends on SYS_HAS_CPU_CAVIUM_OCTEON
>> 1687 select CPU_HAS_PREFETCH
>> 1688 select CPU_SUPPORTS_64BIT_KERNEL
>> 1689 select WEAK_ORDERING
>> 1690 select CPU_SUPPORTS_HIGHMEM
>> 1691 select CPU_SUPPORTS_HUGEPAGES
>> 1692 select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 1693 select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
>> 1694 select MIPS_L1_CACHE_SHIFT_7
>> 1695 help
>> 1696 The Cavium Octeon processor is a highly integrated chip containing
>> 1697 many ethernet hardware widgets for networking tasks. The processor
>> 1698 can have up to 16 Mips64v2 cores and 8 integrated gigabit ethernets.
>> 1699 Full details can be found at http://www.caviumnetworks.com.
>> 1700
>> 1701 config CPU_BMIPS
>> 1702 bool "Broadcom BMIPS"
>> 1703 depends on SYS_HAS_CPU_BMIPS
>> 1704 select CPU_MIPS32
>> 1705 select CPU_BMIPS32_3300 if SYS_HAS_CPU_BMIPS32_3300
>> 1706 select CPU_BMIPS4350 if SYS_HAS_CPU_BMIPS4350
>> 1707 select CPU_BMIPS4380 if SYS_HAS_CPU_BMIPS4380
>> 1708 select CPU_BMIPS5000 if SYS_HAS_CPU_BMIPS5000
>> 1709 select CPU_SUPPORTS_32BIT_KERNEL
>> 1710 select DMA_NONCOHERENT
>> 1711 select IRQ_MIPS_CPU
>> 1712 select SWAP_IO_SPACE
>> 1713 select WEAK_ORDERING
>> 1714 select CPU_SUPPORTS_HIGHMEM
>> 1715 select CPU_HAS_PREFETCH
>> 1716 help
>> 1717 Support for BMIPS32/3300/4350/4380 and BMIPS5000 processors.
>> 1718
>> 1719 config CPU_XLR
>> 1720 bool "Netlogic XLR SoC"
>> 1721 depends on SYS_HAS_CPU_XLR
>> 1722 select CPU_SUPPORTS_32BIT_KERNEL
>> 1723 select CPU_SUPPORTS_64BIT_KERNEL
>> 1724 select CPU_SUPPORTS_HIGHMEM
>> 1725 select CPU_SUPPORTS_HUGEPAGES
>> 1726 select WEAK_ORDERING
>> 1727 select WEAK_REORDERING_BEYOND_LLSC
>> 1728 help
>> 1729 Netlogic Microsystems XLR/XLS processors.
>> 1730
>> 1731 config CPU_XLP
>> 1732 bool "Netlogic XLP SoC"
>> 1733 depends on SYS_HAS_CPU_XLP
>> 1734 select CPU_SUPPORTS_32BIT_KERNEL
>> 1735 select CPU_SUPPORTS_64BIT_KERNEL
>> 1736 select CPU_SUPPORTS_HIGHMEM
>> 1737 select WEAK_ORDERING
>> 1738 select WEAK_REORDERING_BEYOND_LLSC
>> 1739 select CPU_HAS_PREFETCH
>> 1740 select CPU_MIPSR2
>> 1741 select CPU_SUPPORTS_HUGEPAGES
>> 1742 select MIPS_ASID_BITS_VARIABLE
1064 help 1743 help
1065 Multi-core scheduler support improv !! 1744 Netlogic Microsystems XLP processors.
1066 making when dealing with multi-core !! 1745 endchoice
1067 increased overhead in some places. <<
1068 1746
1069 config SCHED_MC_PRIO !! 1747 config CPU_MIPS32_3_5_FEATURES
1070 bool "CPU core priorities scheduler s !! 1748 bool "MIPS32 Release 3.5 Features"
1071 depends on SCHED_MC !! 1749 depends on SYS_HAS_CPU_MIPS32_R3_5
1072 select X86_INTEL_PSTATE if CPU_SUP_IN !! 1750 depends on CPU_MIPS32_R2 || CPU_MIPS32_R6
1073 select X86_AMD_PSTATE if CPU_SUP_AMD !! 1751 help
1074 select CPU_FREQ !! 1752 Choose this option to build a kernel for release 2 or later of the
1075 default y !! 1753 MIPS32 architecture including features from the 3.5 release such as
>> 1754 support for Enhanced Virtual Addressing (EVA).
>> 1755
>> 1756 config CPU_MIPS32_3_5_EVA
>> 1757 bool "Enhanced Virtual Addressing (EVA)"
>> 1758 depends on CPU_MIPS32_3_5_FEATURES
>> 1759 select EVA
>> 1760 default y
>> 1761 help
>> 1762 Choose this option if you want to enable the Enhanced Virtual
>> 1763 Addressing (EVA) on your MIPS32 core (such as proAptiv).
>> 1764 One of its primary benefits is an increase in the maximum size
>> 1765 of lowmem (up to 3GB). If unsure, say 'N' here.
>> 1766
>> 1767 config CPU_MIPS32_R5_FEATURES
>> 1768 bool "MIPS32 Release 5 Features"
>> 1769 depends on SYS_HAS_CPU_MIPS32_R5
>> 1770 depends on CPU_MIPS32_R2
>> 1771 help
>> 1772 Choose this option to build a kernel for release 2 or later of the
>> 1773 MIPS32 architecture including features from release 5 such as
>> 1774 support for Extended Physical Addressing (XPA).
>> 1775
>> 1776 config CPU_MIPS32_R5_XPA
>> 1777 bool "Extended Physical Addressing (XPA)"
>> 1778 depends on CPU_MIPS32_R5_FEATURES
>> 1779 depends on !EVA
>> 1780 depends on !PAGE_SIZE_4KB
>> 1781 depends on SYS_SUPPORTS_HIGHMEM
>> 1782 select XPA
>> 1783 select HIGHMEM
>> 1784 select ARCH_PHYS_ADDR_T_64BIT
>> 1785 default n
1076 help 1786 help
1077 Intel Turbo Boost Max Technology 3. !! 1787 Choose this option if you want to enable the Extended Physical
1078 core ordering determined at manufac !! 1788 Addressing (XPA) on your MIPS32 core (such as P5600 series). The
1079 certain cores to reach higher turbo !! 1789 benefit is to increase physical addressing equal to or greater
1080 single threaded workloads) than oth !! 1790 than 40 bits. Note that this has the side effect of turning on
>> 1791 64-bit addressing which in turn makes the PTEs 64-bit in size.
>> 1792 If unsure, say 'N' here.
1081 1793
1082 Enabling this kernel feature teache !! 1794 if CPU_LOONGSON2F
1083 the TBM3 (aka ITMT) priority order !! 1795 config CPU_NOP_WORKAROUNDS
1084 scheduler's CPU selection logic acc !! 1796 bool
1085 overall system performance can be a <<
1086 1797
1087 This feature will have no effect on !! 1798 config CPU_JUMP_WORKAROUNDS
>> 1799 bool
1088 1800
1089 If unsure say Y here. !! 1801 config CPU_LOONGSON2F_WORKAROUNDS
>> 1802 bool "Loongson 2F Workarounds"
>> 1803 default y
>> 1804 select CPU_NOP_WORKAROUNDS
>> 1805 select CPU_JUMP_WORKAROUNDS
>> 1806 help
>> 1807 Loongson 2F01 / 2F02 processors have the NOP & JUMP issues which
>> 1808 require workarounds. Without workarounds the system may hang
>> 1809 unexpectedly. For more information please refer to the gas
>> 1810 -mfix-loongson2f-nop and -mfix-loongson2f-jump options.
>> 1811
>> 1812 Loongson 2F03 and later have fixed these issues and no workarounds
>> 1813 are needed. The workarounds have no significant side effect on them
>> 1814 but may decrease the performance of the system so this option should
>> 1815 be disabled unless the kernel is intended to be run on 2F01 or 2F02
>> 1816 systems.
1090 1817
1091 config UP_LATE_INIT !! 1818 If unsure, please say Y.
1092 def_bool y !! 1819 endif # CPU_LOONGSON2F
1093 depends on !SMP && X86_LOCAL_APIC <<
1094 1820
1095 config X86_UP_APIC !! 1821 config SYS_SUPPORTS_ZBOOT
1096 bool "Local APIC support on uniproces !! 1822 bool
1097 default PCI_MSI !! 1823 select HAVE_KERNEL_GZIP
1098 depends on X86_32 && !SMP && !X86_32_ !! 1824 select HAVE_KERNEL_BZIP2
1099 help !! 1825 select HAVE_KERNEL_LZ4
1100 A local APIC (Advanced Programmable !! 1826 select HAVE_KERNEL_LZMA
1101 integrated interrupt controller in !! 1827 select HAVE_KERNEL_LZO
1102 system which has a processor with a !! 1828 select HAVE_KERNEL_XZ
1103 enable and use it. If you say Y her <<
1104 have a local APIC, then the kernel <<
1105 all. The local APIC supports CPU-ge <<
1106 performance counters), and the NMI <<
1107 lockups. <<
1108 <<
1109 config X86_UP_IOAPIC <<
1110 bool "IO-APIC support on uniprocessor <<
1111 depends on X86_UP_APIC <<
1112 help <<
1113 An IO-APIC (I/O Advanced Programmab <<
1114 SMP-capable replacement for PC-styl <<
1115 SMP systems and many recent uniproc <<
1116 <<
1117 If you have a single-CPU system wit <<
1118 to use it. If you say Y here even t <<
1119 an IO-APIC, then the kernel will st <<
1120 1829
1121 config X86_LOCAL_APIC !! 1830 config SYS_SUPPORTS_ZBOOT_UART16550
1122 def_bool y !! 1831 bool
1123 depends on X86_64 || SMP || X86_32_NO !! 1832 select SYS_SUPPORTS_ZBOOT
1124 select IRQ_DOMAIN_HIERARCHY <<
1125 1833
1126 config ACPI_MADT_WAKEUP !! 1834 config SYS_SUPPORTS_ZBOOT_UART_PROM
1127 def_bool y !! 1835 bool
1128 depends on X86_64 !! 1836 select SYS_SUPPORTS_ZBOOT
1129 depends on ACPI <<
1130 depends on SMP <<
1131 depends on X86_LOCAL_APIC <<
1132 1837
1133 config X86_IO_APIC !! 1838 config CPU_LOONGSON2
1134 def_bool y !! 1839 bool
1135 depends on X86_LOCAL_APIC || X86_UP_I !! 1840 select CPU_SUPPORTS_32BIT_KERNEL
>> 1841 select CPU_SUPPORTS_64BIT_KERNEL
>> 1842 select CPU_SUPPORTS_HIGHMEM
>> 1843 select CPU_SUPPORTS_HUGEPAGES
1136 1844
1137 config X86_REROUTE_FOR_BROKEN_BOOT_IRQS !! 1845 config CPU_LOONGSON1
1138 bool "Reroute for broken boot IRQs" !! 1846 bool
1139 depends on X86_IO_APIC !! 1847 select CPU_MIPS32
1140 help !! 1848 select CPU_MIPSR2
1141 This option enables a workaround th !! 1849 select CPU_HAS_PREFETCH
1142 spurious interrupts. This is recomm !! 1850 select CPU_SUPPORTS_32BIT_KERNEL
1143 interrupt handling is used on syste !! 1851 select CPU_SUPPORTS_HIGHMEM
1144 superfluous "boot interrupts" canno !! 1852 select CPU_SUPPORTS_CPUFREQ
1145 <<
1146 Some chipsets generate a legacy INT <<
1147 entry in the chipset's IO-APIC is m <<
1148 kernel does during interrupt handli <<
1149 boot IRQ generation cannot be disab <<
1150 the original IRQ line masked so tha <<
1151 IRQ" is delivered to the CPUs. The <<
1152 kernel to set up the IRQ handler on <<
1153 way only one interrupt is delivered <<
1154 the spurious second interrupt may c <<
1155 down (vital) interrupt lines. <<
1156 <<
1157 Only affects "broken" chipsets. Int <<
1158 increased on these systems. <<
1159 <<
1160 config X86_MCE <<
1161 bool "Machine Check / overheating rep <<
1162 select GENERIC_ALLOCATOR <<
1163 default y <<
1164 help <<
1165 Machine Check support allows the pr <<
1166 kernel if it detects a problem (e.g <<
1167 The action the kernel takes depends <<
1168 ranging from warning messages to ha <<
1169 <<
1170 config X86_MCELOG_LEGACY <<
1171 bool "Support for deprecated /dev/mce <<
1172 depends on X86_MCE <<
1173 help <<
1174 Enable support for /dev/mcelog whic <<
1175 userspace logging daemon. Consider <<
1176 rasdaemon solution. <<
1177 1853
1178 config X86_MCE_INTEL !! 1854 config CPU_BMIPS32_3300
1179 def_bool y !! 1855 select SMP_UP if SMP
1180 prompt "Intel MCE features" !! 1856 bool
1181 depends on X86_MCE && X86_LOCAL_APIC <<
1182 help <<
1183 Additional support for intel specif <<
1184 the thermal monitor. <<
1185 1857
1186 config X86_MCE_AMD !! 1858 config CPU_BMIPS4350
1187 def_bool y !! 1859 bool
1188 prompt "AMD MCE features" !! 1860 select SYS_SUPPORTS_SMP
1189 depends on X86_MCE && X86_LOCAL_APIC !! 1861 select SYS_SUPPORTS_HOTPLUG_CPU
1190 help <<
1191 Additional support for AMD specific <<
1192 the DRAM Error Threshold. <<
1193 1862
1194 config X86_ANCIENT_MCE !! 1863 config CPU_BMIPS4380
1195 bool "Support for old Pentium 5 / Win !! 1864 bool
1196 depends on X86_32 && X86_MCE !! 1865 select MIPS_L1_CACHE_SHIFT_6
1197 help !! 1866 select SYS_SUPPORTS_SMP
1198 Include support for machine check h !! 1867 select SYS_SUPPORTS_HOTPLUG_CPU
1199 systems. These typically need to be !! 1868 select CPU_HAS_RIXI
1200 line. <<
1201 1869
1202 config X86_MCE_THRESHOLD !! 1870 config CPU_BMIPS5000
1203 depends on X86_MCE_AMD || X86_MCE_INT !! 1871 bool
1204 def_bool y !! 1872 select MIPS_CPU_SCACHE
>> 1873 select MIPS_L1_CACHE_SHIFT_7
>> 1874 select SYS_SUPPORTS_SMP
>> 1875 select SYS_SUPPORTS_HOTPLUG_CPU
>> 1876 select CPU_HAS_RIXI
1205 1877
1206 config X86_MCE_INJECT !! 1878 config SYS_HAS_CPU_LOONGSON3
1207 depends on X86_MCE && X86_LOCAL_APIC !! 1879 bool
1208 tristate "Machine check injector supp !! 1880 select CPU_SUPPORTS_CPUFREQ
1209 help !! 1881 select CPU_HAS_RIXI
1210 Provide support for injecting machi <<
1211 If you don't know what a machine ch <<
1212 QA it is safe to say n. <<
1213 1882
1214 source "arch/x86/events/Kconfig" !! 1883 config SYS_HAS_CPU_LOONGSON2E
>> 1884 bool
1215 1885
1216 config X86_LEGACY_VM86 !! 1886 config SYS_HAS_CPU_LOONGSON2F
1217 bool "Legacy VM86 support" !! 1887 bool
1218 depends on X86_32 !! 1888 select CPU_SUPPORTS_CPUFREQ
1219 help !! 1889 select CPU_SUPPORTS_ADDRWINCFG if 64BIT
1220 This option allows user programs to !! 1890 select CPU_SUPPORTS_UNCACHED_ACCELERATED
1221 mode, which is an 80286-era approxi <<
1222 1891
1223 Some very old versions of X and/or !! 1892 config SYS_HAS_CPU_LOONGSON1B
1224 for user mode setting. Similarly, !! 1893 bool
1225 available to accelerate real mode D <<
1226 recent version of DOSEMU, X, or vbe <<
1227 functional even without kernel VM86 <<
1228 fall back to software emulation. Ne <<
1229 a 16-bit DOS program where 16-bit p <<
1230 mode might be faster than emulation <<
1231 enable this option. <<
1232 1894
1233 Note that any app that works on a 6 !! 1895 config SYS_HAS_CPU_LOONGSON1C
1234 need this option, as 64-bit kernels !! 1896 bool
1235 V8086 mode. This option is also unr <<
1236 mode and is not needed to run most <<
1237 1897
1238 Enabling this option increases the !! 1898 config SYS_HAS_CPU_MIPS32_R1
1239 and slows down exception handling a !! 1899 bool
1240 1900
1241 If unsure, say N here. !! 1901 config SYS_HAS_CPU_MIPS32_R2
>> 1902 bool
1242 1903
1243 config VM86 !! 1904 config SYS_HAS_CPU_MIPS32_R3_5
1244 bool 1905 bool
1245 default X86_LEGACY_VM86 <<
1246 1906
1247 config X86_16BIT !! 1907 config SYS_HAS_CPU_MIPS32_R5
1248 bool "Enable support for 16-bit segme !! 1908 bool
1249 default y <<
1250 depends on MODIFY_LDT_SYSCALL <<
1251 help <<
1252 This option is required by programs <<
1253 protected mode legacy code on x86 p <<
1254 this option saves about 300 bytes o <<
1255 plus 16K runtime memory on x86-64, <<
1256 1909
1257 config X86_ESPFIX32 !! 1910 config SYS_HAS_CPU_MIPS32_R6
1258 def_bool y !! 1911 bool
1259 depends on X86_16BIT && X86_32 <<
1260 1912
1261 config X86_ESPFIX64 !! 1913 config SYS_HAS_CPU_MIPS64_R1
1262 def_bool y !! 1914 bool
1263 depends on X86_16BIT && X86_64 <<
1264 1915
1265 config X86_VSYSCALL_EMULATION !! 1916 config SYS_HAS_CPU_MIPS64_R2
1266 bool "Enable vsyscall emulation" if E !! 1917 bool
1267 default y <<
1268 depends on X86_64 <<
1269 help <<
1270 This enables emulation of the legac <<
1271 it is roughly equivalent to booting <<
1272 that it will also disable the helpf <<
1273 tries to use a vsyscall. With this <<
1274 programs will just segfault, citing <<
1275 0xffffffffff600?00. <<
1276 1918
1277 This option is required by many pro !! 1919 config SYS_HAS_CPU_MIPS64_R6
1278 care should be used even with newer !! 1920 bool
1279 1921
1280 Disabling this option saves about 7 !! 1922 config SYS_HAS_CPU_R3000
1281 possibly 4K of additional runtime p !! 1923 bool
1282 1924
1283 config X86_IOPL_IOPERM !! 1925 config SYS_HAS_CPU_TX39XX
1284 bool "IOPERM and IOPL Emulation" !! 1926 bool
1285 default y <<
1286 help <<
1287 This enables the ioperm() and iopl( <<
1288 for legacy applications. <<
1289 1927
1290 Legacy IOPL support is an overbroad !! 1928 config SYS_HAS_CPU_VR41XX
1291 space aside of accessing all 65536 !! 1929 bool
1292 interrupts. To gain this access the <<
1293 capabilities and permission from po <<
1294 modules. <<
1295 1930
1296 The emulation restricts the functio !! 1931 config SYS_HAS_CPU_R4300
1297 only allowing the full range I/O po !! 1932 bool
1298 ability to disable interrupts from <<
1299 granted if the hardware IOPL mechan <<
1300 1933
1301 config TOSHIBA !! 1934 config SYS_HAS_CPU_R4X00
1302 tristate "Toshiba Laptop support" !! 1935 bool
1303 depends on X86_32 <<
1304 help <<
1305 This adds a driver to safely access <<
1306 the CPU on Toshiba portables with a <<
1307 not work on models with a Phoenix B <<
1308 is used to set the BIOS and power s <<
1309 1936
1310 For information on utilities to mak !! 1937 config SYS_HAS_CPU_TX49XX
1311 Toshiba Linux utilities web site at !! 1938 bool
1312 <http://www.buzzard.org.uk/toshiba/ <<
1313 1939
1314 Say Y if you intend to run this ker !! 1940 config SYS_HAS_CPU_R5000
1315 Say N otherwise. !! 1941 bool
1316 1942
1317 config X86_REBOOTFIXUPS !! 1943 config SYS_HAS_CPU_R5432
1318 bool "Enable X86 board specific fixup !! 1944 bool
1319 depends on X86_32 <<
1320 help <<
1321 This enables chipset and/or board s <<
1322 in order to get reboot to work corr <<
1323 some combinations of hardware and B <<
1324 this config is intended, is when re <<
1325 system. <<
1326 1945
1327 Currently, the only fixup is for th !! 1946 config SYS_HAS_CPU_R5500
1328 CS5530A and CS5536 chipsets and the !! 1947 bool
1329 1948
1330 Say Y if you want to enable the fix !! 1949 config SYS_HAS_CPU_R6000
1331 enable this option even if you don' !! 1950 bool
1332 Say N otherwise. <<
1333 1951
1334 config MICROCODE !! 1952 config SYS_HAS_CPU_NEVADA
1335 def_bool y !! 1953 bool
1336 depends on CPU_SUP_AMD || CPU_SUP_INT <<
1337 1954
1338 config MICROCODE_INITRD32 !! 1955 config SYS_HAS_CPU_R8000
1339 def_bool y !! 1956 bool
1340 depends on MICROCODE && X86_32 && BLK <<
1341 1957
1342 config MICROCODE_LATE_LOADING !! 1958 config SYS_HAS_CPU_R10000
1343 bool "Late microcode loading (DANGERO !! 1959 bool
1344 default n <<
1345 depends on MICROCODE && SMP <<
1346 help <<
1347 Loading microcode late, when the sy <<
1348 is a tricky business and should be <<
1349 of synchronizing all cores and SMT <<
1350 not guarantee that cores might not <<
1351 use this at your own risk. Late loa <<
1352 microcode header indicates that it <<
1353 minimal revision check. This minima <<
1354 the kernel command line with "micro <<
1355 1960
1356 config MICROCODE_LATE_FORCE_MINREV !! 1961 config SYS_HAS_CPU_RM7000
1357 bool "Enforce late microcode loading !! 1962 bool
1358 default n <<
1359 depends on MICROCODE_LATE_LOADING <<
1360 help <<
1361 To prevent that users load microcod <<
1362 in use features, newer microcode pa <<
1363 in the microcode header, which tell <<
1364 revision must be active in the CPU <<
1365 late into the running system. If di <<
1366 be enforced but the kernel will be <<
1367 revision check fails. <<
1368 <<
1369 This minimal revision check can als <<
1370 "microcode.minrev" parameter on the <<
1371 <<
1372 If unsure say Y. <<
1373 <<
1374 config X86_MSR <<
1375 tristate "/dev/cpu/*/msr - Model-spec <<
1376 help <<
1377 This device gives privileged proces <<
1378 Model-Specific Registers (MSRs). I <<
1379 major 202 and minors 0 to 31 for /d <<
1380 MSR accesses are directed to a spec <<
1381 systems. <<
1382 1963
1383 config X86_CPUID !! 1964 config SYS_HAS_CPU_SB1
1384 tristate "/dev/cpu/*/cpuid - CPU info !! 1965 bool
1385 help <<
1386 This device gives processes access <<
1387 be executed on a specific processor <<
1388 with major 203 and minors 0 to 31 f <<
1389 /dev/cpu/31/cpuid. <<
1390 1966
1391 choice !! 1967 config SYS_HAS_CPU_CAVIUM_OCTEON
1392 prompt "High Memory Support" !! 1968 bool
1393 default HIGHMEM4G <<
1394 depends on X86_32 <<
1395 <<
1396 config NOHIGHMEM <<
1397 bool "off" <<
1398 help <<
1399 Linux can use up to 64 Gigabytes of <<
1400 However, the address space of 32-bi <<
1401 Gigabytes large. That means that, i <<
1402 physical memory, not all of it can <<
1403 kernel. The physical memory that's <<
1404 "high memory". <<
1405 <<
1406 If you are compiling a kernel which <<
1407 more than 1 Gigabyte total physical <<
1408 choice and suitable for most users) <<
1409 split: 3GB are mapped so that each <<
1410 space and the remaining part of the <<
1411 by the kernel to permanently map as <<
1412 possible. <<
1413 <<
1414 If the machine has between 1 and 4 <<
1415 answer "4GB" here. <<
1416 <<
1417 If more than 4 Gigabytes is used th <<
1418 selection turns Intel PAE (Physical <<
1419 PAE implements 3-level paging on IA <<
1420 supported by Linux, PAE mode is imp <<
1421 processors (Pentium Pro and better) <<
1422 then the kernel will not boot on CP <<
1423 <<
1424 The actual amount of total physical <<
1425 auto detected or can be forced by u <<
1426 such as "mem=256M". (Try "man bootp <<
1427 your boot loader (lilo or loadlin) <<
1428 kernel at boot time.) <<
1429 <<
1430 If unsure, say "off". <<
1431 <<
1432 config HIGHMEM4G <<
1433 bool "4GB" <<
1434 help <<
1435 Select this if you have a 32-bit pr <<
1436 gigabytes of physical RAM. <<
1437 <<
1438 config HIGHMEM64G <<
1439 bool "64GB" <<
1440 depends on X86_HAVE_PAE <<
1441 select X86_PAE <<
1442 help <<
1443 Select this if you have a 32-bit pr <<
1444 gigabytes of physical RAM. <<
1445 1969
1446 endchoice !! 1970 config SYS_HAS_CPU_BMIPS
>> 1971 bool
1447 1972
1448 choice !! 1973 config SYS_HAS_CPU_BMIPS32_3300
1449 prompt "Memory split" if EXPERT !! 1974 bool
1450 default VMSPLIT_3G !! 1975 select SYS_HAS_CPU_BMIPS
1451 depends on X86_32 <<
1452 help <<
1453 Select the desired split between ke <<
1454 <<
1455 If the address range available to t <<
1456 physical memory installed, the rema <<
1457 as "high memory". Accessing high me <<
1458 than low memory, as it needs to be <<
1459 Note that increasing the kernel add <<
1460 available to user programs, making <<
1461 tighter. Selecting anything other <<
1462 will also likely make your kernel i <<
1463 kernel modules. <<
1464 <<
1465 If you are not absolutely sure what <<
1466 option alone! <<
1467 <<
1468 config VMSPLIT_3G <<
1469 bool "3G/1G user/kernel split <<
1470 config VMSPLIT_3G_OPT <<
1471 depends on !X86_PAE <<
1472 bool "3G/1G user/kernel split <<
1473 config VMSPLIT_2G <<
1474 bool "2G/2G user/kernel split <<
1475 config VMSPLIT_2G_OPT <<
1476 depends on !X86_PAE <<
1477 bool "2G/2G user/kernel split <<
1478 config VMSPLIT_1G <<
1479 bool "1G/3G user/kernel split <<
1480 endchoice <<
1481 1976
1482 config PAGE_OFFSET !! 1977 config SYS_HAS_CPU_BMIPS4350
1483 hex !! 1978 bool
1484 default 0xB0000000 if VMSPLIT_3G_OPT !! 1979 select SYS_HAS_CPU_BMIPS
1485 default 0x80000000 if VMSPLIT_2G <<
1486 default 0x78000000 if VMSPLIT_2G_OPT <<
1487 default 0x40000000 if VMSPLIT_1G <<
1488 default 0xC0000000 <<
1489 depends on X86_32 <<
1490 1980
1491 config HIGHMEM !! 1981 config SYS_HAS_CPU_BMIPS4380
1492 def_bool y !! 1982 bool
1493 depends on X86_32 && (HIGHMEM64G || H !! 1983 select SYS_HAS_CPU_BMIPS
1494 1984
1495 config X86_PAE !! 1985 config SYS_HAS_CPU_BMIPS5000
1496 bool "PAE (Physical Address Extension !! 1986 bool
1497 depends on X86_32 && X86_HAVE_PAE !! 1987 select SYS_HAS_CPU_BMIPS
1498 select PHYS_ADDR_T_64BIT <<
1499 select SWIOTLB <<
1500 help <<
1501 PAE is required for NX support, and <<
1502 larger swapspace support for non-ov <<
1503 has the cost of more pagetable look <<
1504 consumes more pagetable space per p <<
1505 1988
1506 config X86_5LEVEL !! 1989 config SYS_HAS_CPU_XLR
1507 bool "Enable 5-level page tables supp !! 1990 bool
>> 1991
>> 1992 config SYS_HAS_CPU_XLP
>> 1993 bool
>> 1994
>> 1995 config MIPS_MALTA_PM
>> 1996 depends on MIPS_MALTA
>> 1997 depends on PCI
>> 1998 bool
1508 default y 1999 default y
1509 select DYNAMIC_MEMORY_LAYOUT <<
1510 select SPARSEMEM_VMEMMAP <<
1511 depends on X86_64 <<
1512 help <<
1513 5-level paging enables access to la <<
1514 up to 128 PiB of virtual address sp <<
1515 physical address space. <<
1516 2000
1517 It will be supported by future Inte !! 2001 #
>> 2002 # CPU may reorder R->R, R->W, W->R, W->W
>> 2003 # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
>> 2004 #
>> 2005 config WEAK_ORDERING
>> 2006 bool
1518 2007
1519 A kernel with the option enabled ca !! 2008 #
1520 support 4- or 5-level paging. !! 2009 # CPU may reorder reads and writes beyond LL/SC
>> 2010 # CPU may reorder R->LL, R->LL, W->LL, W->LL, R->SC, R->SC, W->SC, W->SC
>> 2011 #
>> 2012 config WEAK_REORDERING_BEYOND_LLSC
>> 2013 bool
>> 2014 endmenu
1521 2015
1522 See Documentation/arch/x86/x86_64/5 !! 2016 #
1523 information. !! 2017 # These two indicate any level of the MIPS32 and MIPS64 architecture
>> 2018 #
>> 2019 config CPU_MIPS32
>> 2020 bool
>> 2021 default y if CPU_MIPS32_R1 || CPU_MIPS32_R2 || CPU_MIPS32_R6
1524 2022
1525 Say N if unsure. !! 2023 config CPU_MIPS64
>> 2024 bool
>> 2025 default y if CPU_MIPS64_R1 || CPU_MIPS64_R2 || CPU_MIPS64_R6
1526 2026
1527 config X86_DIRECT_GBPAGES !! 2027 #
1528 def_bool y !! 2028 # These two indicate the revision of the architecture, either Release 1 or Release 2
1529 depends on X86_64 !! 2029 #
1530 help !! 2030 config CPU_MIPSR1
1531 Certain kernel features effectively !! 2031 bool
1532 linear 1 GB mappings (even if the C !! 2032 default y if CPU_MIPS32_R1 || CPU_MIPS64_R1
1533 supports them), so don't confuse th <<
1534 that we have them enabled. <<
1535 <<
1536 config X86_CPA_STATISTICS <<
1537 bool "Enable statistic for Change Pag <<
1538 depends on DEBUG_FS <<
1539 help <<
1540 Expose statistics about the Change <<
1541 helps to determine the effectivenes <<
1542 page mappings when mapping protecti <<
1543 <<
1544 config X86_MEM_ENCRYPT <<
1545 select ARCH_HAS_FORCE_DMA_UNENCRYPTED <<
1546 select DYNAMIC_PHYSICAL_MASK <<
1547 def_bool n <<
1548 2033
1549 config AMD_MEM_ENCRYPT !! 2034 config CPU_MIPSR2
1550 bool "AMD Secure Memory Encryption (S !! 2035 bool
1551 depends on X86_64 && CPU_SUP_AMD !! 2036 default y if CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_CAVIUM_OCTEON
1552 depends on EFI_STUB !! 2037 select CPU_HAS_RIXI
1553 select DMA_COHERENT_POOL !! 2038 select MIPS_SPRAM
1554 select ARCH_USE_MEMREMAP_PROT <<
1555 select INSTRUCTION_DECODER <<
1556 select ARCH_HAS_CC_PLATFORM <<
1557 select X86_MEM_ENCRYPT <<
1558 select UNACCEPTED_MEMORY <<
1559 help <<
1560 Say yes to enable support for the e <<
1561 This requires an AMD processor that <<
1562 Encryption (SME). <<
1563 2039
1564 # Common NUMA Features !! 2040 config CPU_MIPSR6
1565 config NUMA !! 2041 bool
1566 bool "NUMA Memory Allocation and Sche !! 2042 default y if CPU_MIPS32_R6 || CPU_MIPS64_R6
1567 depends on SMP !! 2043 select CPU_HAS_RIXI
1568 depends on X86_64 || (X86_32 && HIGHM !! 2044 select HAVE_ARCH_BITREVERSE
1569 default y if X86_BIGSMP !! 2045 select MIPS_ASID_BITS_VARIABLE
1570 select USE_PERCPU_NUMA_NODE_ID !! 2046 select MIPS_SPRAM
1571 select OF_NUMA if OF <<
1572 help <<
1573 Enable NUMA (Non-Uniform Memory Acc <<
1574 2047
1575 The kernel will try to allocate mem !! 2048 config EVA
1576 local memory controller of the CPU !! 2049 bool
1577 NUMA awareness to the kernel. <<
1578 2050
1579 For 64-bit this is recommended if t !! 2051 config XPA
1580 (or later), AMD Opteron, or EM64T N !! 2052 bool
1581 2053
1582 For 32-bit this is only needed if y !! 2054 config SYS_SUPPORTS_32BIT_KERNEL
1583 kernel on a 64-bit NUMA platform. !! 2055 bool
>> 2056 config SYS_SUPPORTS_64BIT_KERNEL
>> 2057 bool
>> 2058 config CPU_SUPPORTS_32BIT_KERNEL
>> 2059 bool
>> 2060 config CPU_SUPPORTS_64BIT_KERNEL
>> 2061 bool
>> 2062 config CPU_SUPPORTS_CPUFREQ
>> 2063 bool
>> 2064 config CPU_SUPPORTS_ADDRWINCFG
>> 2065 bool
>> 2066 config CPU_SUPPORTS_HUGEPAGES
>> 2067 bool
>> 2068 config CPU_SUPPORTS_UNCACHED_ACCELERATED
>> 2069 bool
>> 2070 config MIPS_PGD_C0_CONTEXT
>> 2071 bool
>> 2072 default y if 64BIT && CPU_MIPSR2 && !CPU_XLP
1584 2073
1585 Otherwise, you should say N. !! 2074 #
>> 2075 # Set to y for ptrace access to watch registers.
>> 2076 #
>> 2077 config HARDWARE_WATCHPOINTS
>> 2078 bool
>> 2079 default y if CPU_MIPSR1 || CPU_MIPSR2 || CPU_MIPSR6
1586 2080
1587 config AMD_NUMA !! 2081 menu "Kernel type"
1588 def_bool y <<
1589 prompt "Old style AMD Opteron NUMA de <<
1590 depends on X86_64 && NUMA && PCI <<
1591 help <<
1592 Enable AMD NUMA node topology detec <<
1593 you have a multi processor AMD syst <<
1594 read the NUMA configuration directl <<
1595 of Opteron. It is recommended to us <<
1596 which also takes priority if both a <<
1597 2082
1598 config X86_64_ACPI_NUMA !! 2083 choice
1599 def_bool y !! 2084 prompt "Kernel code model"
1600 prompt "ACPI NUMA detection" <<
1601 depends on X86_64 && NUMA && ACPI && <<
1602 select ACPI_NUMA <<
1603 help 2085 help
1604 Enable ACPI SRAT based node topolog !! 2086 You should only select this option if you have a workload that
1605 !! 2087 actually benefits from 64-bit processing or if your machine has
1606 config NODES_SHIFT !! 2088 large memory. You will only be presented a single option in this
1607 int "Maximum NUMA Nodes (as a power o !! 2089 menu if your system does not support both 32-bit and 64-bit kernels.
1608 range 1 10 !! 2090
1609 default "10" if MAXSMP !! 2091 config 32BIT
1610 default "6" if X86_64 !! 2092 bool "32-bit kernel"
1611 default "3" !! 2093 depends on CPU_SUPPORTS_32BIT_KERNEL && SYS_SUPPORTS_32BIT_KERNEL
1612 depends on NUMA !! 2094 select TRAD_SIGNALS
1613 help 2095 help
1614 Specify the maximum number of NUMA !! 2096 Select this option if you want to build a 32-bit kernel.
1615 system. Increases memory reserved <<
1616 2097
1617 config ARCH_FLATMEM_ENABLE !! 2098 config 64BIT
1618 def_bool y !! 2099 bool "64-bit kernel"
1619 depends on X86_32 && !NUMA !! 2100 depends on CPU_SUPPORTS_64BIT_KERNEL && SYS_SUPPORTS_64BIT_KERNEL
>> 2101 help
>> 2102 Select this option if you want to build a 64-bit kernel.
1620 2103
1621 config ARCH_SPARSEMEM_ENABLE !! 2104 endchoice
1622 def_bool y <<
1623 depends on X86_64 || NUMA || X86_32 | <<
1624 select SPARSEMEM_STATIC if X86_32 <<
1625 select SPARSEMEM_VMEMMAP_ENABLE if X8 <<
1626 2105
1627 config ARCH_SPARSEMEM_DEFAULT !! 2106 config KVM_GUEST
1628 def_bool X86_64 || (NUMA && X86_32) !! 2107 bool "KVM Guest Kernel"
>> 2108 depends on BROKEN_ON_SMP
>> 2109 help
>> 2110 Select this option if building a guest kernel for KVM (Trap & Emulate)
>> 2111 mode.
1629 2112
1630 config ARCH_SELECT_MEMORY_MODEL !! 2113 config KVM_GUEST_TIMER_FREQ
1631 def_bool y !! 2114 int "Count/Compare Timer Frequency (MHz)"
1632 depends on ARCH_SPARSEMEM_ENABLE && A !! 2115 depends on KVM_GUEST
>> 2116 default 100
>> 2117 help
>> 2118 Set this to non-zero if building a guest kernel for KVM to skip RTC
>> 2119 emulation when determining guest CPU Frequency. Instead, the guest's
>> 2120 timer frequency is specified directly.
1633 2121
1634 config ARCH_MEMORY_PROBE !! 2122 config MIPS_VA_BITS_48
1635 bool "Enable sysfs memory/probe inter !! 2123 bool "48 bits virtual memory"
1636 depends on MEMORY_HOTPLUG !! 2124 depends on 64BIT
1637 help 2125 help
1638 This option enables a sysfs memory/ !! 2126 Support a maximum at least 48 bits of application virtual memory.
1639 See Documentation/admin-guide/mm/me !! 2127 Default is 40 bits or less, depending on the CPU.
1640 If you are unsure how to answer thi !! 2128 This option result in a small memory overhead for page tables.
>> 2129 This option is only supported with 16k and 64k page sizes.
>> 2130 If unsure, say N.
1641 2131
1642 config ARCH_PROC_KCORE_TEXT !! 2132 choice
1643 def_bool y !! 2133 prompt "Kernel page size"
1644 depends on X86_64 && PROC_KCORE !! 2134 default PAGE_SIZE_4KB
1645 2135
1646 config ILLEGAL_POINTER_VALUE !! 2136 config PAGE_SIZE_4KB
1647 hex !! 2137 bool "4kB"
1648 default 0 if X86_32 !! 2138 depends on !CPU_LOONGSON2 && !CPU_LOONGSON3
1649 default 0xdead000000000000 if X86_64 !! 2139 depends on !MIPS_VA_BITS_48
1650 !! 2140 help
1651 config X86_PMEM_LEGACY_DEVICE !! 2141 This option select the standard 4kB Linux page size. On some
1652 bool !! 2142 R3000-family processors this is the only available page size. Using
1653 !! 2143 4kB page size will minimize memory consumption and is therefore
1654 config X86_PMEM_LEGACY !! 2144 recommended for low memory systems.
1655 tristate "Support non-standard NVDIMM !! 2145
1656 depends on PHYS_ADDR_T_64BIT !! 2146 config PAGE_SIZE_8KB
1657 depends on BLK_DEV !! 2147 bool "8kB"
1658 select X86_PMEM_LEGACY_DEVICE !! 2148 depends on CPU_R8000 || CPU_CAVIUM_OCTEON
1659 select NUMA_KEEP_MEMINFO if NUMA !! 2149 depends on !MIPS_VA_BITS_48
1660 select LIBNVDIMM !! 2150 help
1661 help !! 2151 Using 8kB page size will result in higher performance kernel at
1662 Treat memory marked using the non-s !! 2152 the price of higher memory consumption. This option is available
1663 by the Intel Sandy Bridge-EP refere !! 2153 only on R8000 and cnMIPS processors. Note that you will need a
1664 The kernel will offer these regions !! 2154 suitable Linux distribution to support this.
1665 they can be used for persistent sto !! 2155
1666 !! 2156 config PAGE_SIZE_16KB
1667 Say Y if unsure. !! 2157 bool "16kB"
1668 !! 2158 depends on !CPU_R3000 && !CPU_TX39XX
1669 config HIGHPTE !! 2159 help
1670 bool "Allocate 3rd-level pagetables f !! 2160 Using 16kB page size will result in higher performance kernel at
1671 depends on HIGHMEM !! 2161 the price of higher memory consumption. This option is available on
1672 help !! 2162 all non-R3000 family processors. Note that you will need a suitable
1673 The VM uses one page table entry fo !! 2163 Linux distribution to support this.
1674 For systems with a lot of RAM, this !! 2164
1675 low memory. Setting this option wi !! 2165 config PAGE_SIZE_32KB
1676 entries in high memory. !! 2166 bool "32kB"
1677 !! 2167 depends on CPU_CAVIUM_OCTEON
1678 config X86_CHECK_BIOS_CORRUPTION !! 2168 depends on !MIPS_VA_BITS_48
1679 bool "Check for low memory corruption !! 2169 help
1680 help !! 2170 Using 32kB page size will result in higher performance kernel at
1681 Periodically check for memory corru !! 2171 the price of higher memory consumption. This option is available
1682 is suspected to be caused by BIOS. !! 2172 only on cnMIPS cores. Note that you will need a suitable Linux
1683 configuration, it is disabled at ru !! 2173 distribution to support this.
1684 setting "memory_corruption_check=1" !! 2174
1685 line. By default it scans the low !! 2175 config PAGE_SIZE_64KB
1686 seconds; see the memory_corruption_ !! 2176 bool "64kB"
1687 memory_corruption_check_period para !! 2177 depends on !CPU_R3000 && !CPU_TX39XX && !CPU_R6000
1688 Documentation/admin-guide/kernel-pa !! 2178 help
1689 !! 2179 Using 64kB page size will result in higher performance kernel at
1690 When enabled with the default param !! 2180 the price of higher memory consumption. This option is available on
1691 almost no overhead, as it reserves !! 2181 all non-R3000 family processor. Not that at the time of this
1692 of memory and scans it infrequently !! 2182 writing this option is still high experimental.
1693 and prevents it from affecting the <<
1694 <<
1695 It is, however, intended as a diagn <<
1696 BIOS-originated corruption always a <<
1697 you can use memmap= to prevent the <<
1698 memory. <<
1699 <<
1700 config X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK <<
1701 bool "Set the default setting of memo <<
1702 depends on X86_CHECK_BIOS_CORRUPTION <<
1703 default y <<
1704 help <<
1705 Set whether the default state of me <<
1706 on or off. <<
1707 <<
1708 config MATH_EMULATION <<
1709 bool <<
1710 depends on MODIFY_LDT_SYSCALL <<
1711 prompt "Math emulation" if X86_32 && <<
1712 help <<
1713 Linux can emulate a math coprocesso <<
1714 operations) if you don't have one. <<
1715 a math coprocessor built in, 486SX <<
1716 a 487DX or 387, respectively. (The <<
1717 give you some hints here ["man dmes <<
1718 coprocessor or this emulation. <<
1719 <<
1720 If you don't have a math coprocesso <<
1721 say Y here even though you have a c <<
1722 be used nevertheless. (This behavio <<
1723 command line option "no387", which <<
1724 is broken. Try "man bootparam" or s <<
1725 loader (lilo or loadlin) about how <<
1726 boot time.) This means that it is a <<
1727 intend to use this kernel on differ <<
1728 2183
1729 More information about the internal !! 2184 endchoice
1730 emulation can be found in <file:arc <<
1731 2185
1732 If you are not sure, say Y; apart f !! 2186 config FORCE_MAX_ZONEORDER
1733 kernel, it won't hurt. !! 2187 int "Maximum zone order"
>> 2188 range 14 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_64KB
>> 2189 default "14" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_64KB
>> 2190 range 13 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_32KB
>> 2191 default "13" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_32KB
>> 2192 range 12 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_16KB
>> 2193 default "12" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_16KB
>> 2194 range 11 64
>> 2195 default "11"
>> 2196 help
>> 2197 The kernel memory allocator divides physically contiguous memory
>> 2198 blocks into "zones", where each zone is a power of two number of
>> 2199 pages. This option selects the largest power of two that the kernel
>> 2200 keeps in the memory allocator. If you need to allocate very large
>> 2201 blocks of physically contiguous memory, then you may need to
>> 2202 increase this value.
1734 2203
1735 config MTRR !! 2204 This config option is actually maximum order plus one. For example,
1736 def_bool y !! 2205 a value of 11 means that the largest free memory block is 2^10 pages.
1737 prompt "MTRR (Memory Type Range Regis <<
1738 help <<
1739 On Intel P6 family processors (Pent <<
1740 the Memory Type Range Registers (MT <<
1741 processor access to memory ranges. <<
1742 a video (VGA) card on a PCI or AGP <<
1743 allows bus write transfers to be co <<
1744 before bursting over the PCI/AGP bu <<
1745 of image write operations 2.5 times <<
1746 /proc/mtrr file which may be used t <<
1747 MTRRs. Typically the X server shoul <<
1748 <<
1749 This code has a reasonably generic <<
1750 control registers on other processo <<
1751 as well: <<
1752 <<
1753 The Cyrix 6x86, 6x86MX and M II pro <<
1754 Registers (ARRs) which provide a si <<
1755 these, the ARRs are used to emulate <<
1756 The AMD K6-2 (stepping 8 and above) <<
1757 MTRRs. The Centaur C6 (WinChip) has <<
1758 write-combining. All of these proce <<
1759 and it makes sense to say Y here if <<
1760 <<
1761 Saying Y here also fixes a problem <<
1762 set the MTRRs for the boot CPU and <<
1763 can lead to all sorts of problems, <<
1764 2206
1765 You can safely say Y even if your m !! 2207 The page size is not necessarily 4KB. Keep this in mind
1766 just add about 9 KB to your kernel. !! 2208 when choosing a value for this option.
1767 2209
1768 See <file:Documentation/arch/x86/mt !! 2210 config BOARD_SCACHE
>> 2211 bool
1769 2212
1770 config MTRR_SANITIZER !! 2213 config IP22_CPU_SCACHE
1771 def_bool y !! 2214 bool
1772 prompt "MTRR cleanup support" !! 2215 select BOARD_SCACHE
1773 depends on MTRR <<
1774 help <<
1775 Convert MTRR layout from continuous <<
1776 add writeback entries. <<
1777 2216
1778 Can be disabled with disable_mtrr_c !! 2217 #
1779 The largest mtrr entry size for a c !! 2218 # Support for a MIPS32 / MIPS64 style S-caches
1780 mtrr_chunk_size. !! 2219 #
>> 2220 config MIPS_CPU_SCACHE
>> 2221 bool
>> 2222 select BOARD_SCACHE
1781 2223
1782 If unsure, say Y. !! 2224 config R5000_CPU_SCACHE
>> 2225 bool
>> 2226 select BOARD_SCACHE
1783 2227
1784 config MTRR_SANITIZER_ENABLE_DEFAULT !! 2228 config RM7000_CPU_SCACHE
1785 int "MTRR cleanup enable value (0-1)" !! 2229 bool
1786 range 0 1 !! 2230 select BOARD_SCACHE
1787 default "0" <<
1788 depends on MTRR_SANITIZER <<
1789 help <<
1790 Enable mtrr cleanup default value <<
1791 <<
1792 config MTRR_SANITIZER_SPARE_REG_NR_DEFAULT <<
1793 int "MTRR cleanup spare reg num (0-7) <<
1794 range 0 7 <<
1795 default "1" <<
1796 depends on MTRR_SANITIZER <<
1797 help <<
1798 mtrr cleanup spare entries default, <<
1799 mtrr_spare_reg_nr=N on the kernel c <<
1800 2231
1801 config X86_PAT !! 2232 config SIBYTE_DMA_PAGEOPS
1802 def_bool y !! 2233 bool "Use DMA to clear/copy pages"
1803 prompt "x86 PAT support" if EXPERT !! 2234 depends on CPU_SB1
1804 depends on MTRR <<
1805 select ARCH_USES_PG_ARCH_2 <<
1806 help 2235 help
1807 Use PAT attributes to setup page le !! 2236 Instead of using the CPU to zero and copy pages, use a Data Mover
>> 2237 channel. These DMA channels are otherwise unused by the standard
>> 2238 SiByte Linux port. Seems to give a small performance benefit.
1808 2239
1809 PATs are the modern equivalents of !! 2240 config CPU_HAS_PREFETCH
1810 flexible than MTRRs. !! 2241 bool
1811 2242
1812 Say N here if you see bootup proble !! 2243 config CPU_GENERIC_DUMP_TLB
1813 spontaneous reboots) or a non-worki !! 2244 bool
>> 2245 default y if !(CPU_R3000 || CPU_R6000 || CPU_R8000 || CPU_TX39XX)
1814 2246
1815 If unsure, say Y. !! 2247 config CPU_R4K_FPU
>> 2248 bool
>> 2249 default y if !(CPU_R3000 || CPU_R6000 || CPU_TX39XX || CPU_CAVIUM_OCTEON)
1816 2250
1817 config X86_UMIP !! 2251 config CPU_R4K_CACHE_TLB
1818 def_bool y !! 2252 bool
1819 prompt "User Mode Instruction Prevent !! 2253 default y if !(CPU_R3000 || CPU_R8000 || CPU_SB1 || CPU_TX39XX || CPU_CAVIUM_OCTEON)
1820 help <<
1821 User Mode Instruction Prevention (U <<
1822 some x86 processors. If enabled, a <<
1823 issued if the SGDT, SLDT, SIDT, SMS <<
1824 executed in user mode. These instru <<
1825 information about the hardware stat <<
1826 <<
1827 The vast majority of applications d <<
1828 For the very few that do, software <<
1829 specific cases in protected and vir <<
1830 results are dummy. <<
1831 <<
1832 config CC_HAS_IBT <<
1833 # GCC >= 9 and binutils >= 2.29 <<
1834 # Retpoline check to work around http <<
1835 # Clang/LLVM >= 14 <<
1836 # https://github.com/llvm/llvm-projec <<
1837 # https://github.com/llvm/llvm-projec <<
1838 def_bool ((CC_IS_GCC && $(cc-option, <<
1839 (CC_IS_CLANG && CLANG_VERSI <<
1840 $(as-instr,endbr64) <<
1841 2254
1842 config X86_CET !! 2255 config MIPS_MT_SMP
1843 def_bool n !! 2256 bool "MIPS MT SMP support (1 TC on each available VPE)"
1844 help !! 2257 depends on SYS_SUPPORTS_MULTITHREADING && !CPU_MIPSR6
1845 CET features configured (Shadow sta !! 2258 select CPU_MIPSR2_IRQ_VI
>> 2259 select CPU_MIPSR2_IRQ_EI
>> 2260 select SYNC_R4K
>> 2261 select MIPS_MT
>> 2262 select SMP
>> 2263 select SMP_UP
>> 2264 select SYS_SUPPORTS_SMP
>> 2265 select SYS_SUPPORTS_SCHED_SMT
>> 2266 select MIPS_PERF_SHARED_TC_COUNTERS
>> 2267 help
>> 2268 This is a kernel model which is known as SMVP. This is supported
>> 2269 on cores with the MT ASE and uses the available VPEs to implement
>> 2270 virtual processors which supports SMP. This is equivalent to the
>> 2271 Intel Hyperthreading feature. For further information go to
>> 2272 <http://www.imgtec.com/mips/mips-multithreading.asp>.
1846 2273
1847 config X86_KERNEL_IBT !! 2274 config MIPS_MT
1848 prompt "Indirect Branch Tracking" !! 2275 bool
1849 def_bool y <<
1850 depends on X86_64 && CC_HAS_IBT && HA <<
1851 # https://github.com/llvm/llvm-projec <<
1852 depends on !LD_IS_LLD || LLD_VERSION <<
1853 select OBJTOOL <<
1854 select X86_CET <<
1855 help <<
1856 Build the kernel with support for I <<
1857 hardware support course-grain forwa <<
1858 protection. It enforces that all in <<
1859 an ENDBR instruction, as such, the <<
1860 code with them to make this happen. <<
1861 <<
1862 In addition to building the kernel <<
1863 are not indirect call targets, avoi <<
1864 <<
1865 This requires LTO like objtool runs <<
1866 does significantly reduce the numbe <<
1867 kernel image. <<
1868 2276
1869 config X86_INTEL_MEMORY_PROTECTION_KEYS !! 2277 config SCHED_SMT
1870 prompt "Memory Protection Keys" !! 2278 bool "SMT (multithreading) scheduler support"
1871 def_bool y !! 2279 depends on SYS_SUPPORTS_SCHED_SMT
1872 # Note: only available in 64-bit mode !! 2280 default n
1873 depends on X86_64 && (CPU_SUP_INTEL | <<
1874 select ARCH_USES_HIGH_VMA_FLAGS <<
1875 select ARCH_HAS_PKEYS <<
1876 help 2281 help
1877 Memory Protection Keys provides a m !! 2282 SMT scheduler support improves the CPU scheduler's decision making
1878 page-based protections, but without !! 2283 when dealing with MIPS MT enabled cores at a cost of slightly
1879 page tables when an application cha !! 2284 increased overhead in some places. If unsure say N here.
1880 2285
1881 For details, see Documentation/core !! 2286 config SYS_SUPPORTS_SCHED_SMT
>> 2287 bool
1882 2288
1883 If unsure, say y. !! 2289 config SYS_SUPPORTS_MULTITHREADING
>> 2290 bool
1884 2291
1885 config ARCH_PKEY_BITS !! 2292 config MIPS_MT_FPAFF
1886 int !! 2293 bool "Dynamic FPU affinity for FP-intensive threads"
1887 default 4 !! 2294 default y
>> 2295 depends on MIPS_MT_SMP
1888 2296
1889 choice !! 2297 config MIPSR2_TO_R6_EMULATOR
1890 prompt "TSX enable mode" !! 2298 bool "MIPS R2-to-R6 emulator"
1891 depends on CPU_SUP_INTEL !! 2299 depends on CPU_MIPSR6 && !SMP
1892 default X86_INTEL_TSX_MODE_OFF !! 2300 default y
>> 2301 help
>> 2302 Choose this option if you want to run non-R6 MIPS userland code.
>> 2303 Even if you say 'Y' here, the emulator will still be disabled by
>> 2304 default. You can enable it using the 'mipsr2emu' kernel option.
>> 2305 The only reason this is a build-time option is to save ~14K from the
>> 2306 final kernel image.
>> 2307 comment "MIPS R2-to-R6 emulator is only available for UP kernels"
>> 2308 depends on SMP && CPU_MIPSR6
>> 2309
>> 2310 config MIPS_VPE_LOADER
>> 2311 bool "VPE loader support."
>> 2312 depends on SYS_SUPPORTS_MULTITHREADING && MODULES
>> 2313 select CPU_MIPSR2_IRQ_VI
>> 2314 select CPU_MIPSR2_IRQ_EI
>> 2315 select MIPS_MT
1893 help 2316 help
1894 Intel's TSX (Transactional Synchron !! 2317 Includes a loader for loading an elf relocatable object
1895 allows to optimize locking protocol !! 2318 onto another VPE and running it.
1896 can lead to a noticeable performanc <<
1897 <<
1898 On the other hand it has been shown <<
1899 to form side channel attacks (e.g. <<
1900 will be more of those attacks disco <<
1901 2319
1902 Therefore TSX is not enabled by def !! 2320 config MIPS_VPE_LOADER_CMP
1903 might override this decision by tsx !! 2321 bool
1904 Even with TSX enabled, the kernel w !! 2322 default "y"
1905 possible TAA mitigation setting dep !! 2323 depends on MIPS_VPE_LOADER && MIPS_CMP
1906 for the particular machine. <<
1907 <<
1908 This option allows to set the defau <<
1909 and =auto. See Documentation/admin- <<
1910 details. <<
1911 2324
1912 Say off if not sure, auto if TSX is !! 2325 config MIPS_VPE_LOADER_MT
1913 platforms or on if TSX is in use an !! 2326 bool
1914 relevant. !! 2327 default "y"
>> 2328 depends on MIPS_VPE_LOADER && !MIPS_CMP
1915 2329
1916 config X86_INTEL_TSX_MODE_OFF !! 2330 config MIPS_VPE_LOADER_TOM
1917 bool "off" !! 2331 bool "Load VPE program into memory hidden from linux"
>> 2332 depends on MIPS_VPE_LOADER
>> 2333 default y
1918 help 2334 help
1919 TSX is disabled if possible - equal !! 2335 The loader can use memory that is present but has been hidden from
>> 2336 Linux using the kernel command line option "mem=xxMB". It's up to
>> 2337 you to ensure the amount you put in the option and the space your
>> 2338 program requires is less or equal to the amount physically present.
1920 2339
1921 config X86_INTEL_TSX_MODE_ON !! 2340 config MIPS_VPE_APSP_API
1922 bool "on" !! 2341 bool "Enable support for AP/SP API (RTLX)"
>> 2342 depends on MIPS_VPE_LOADER
1923 help 2343 help
1924 TSX is always enabled on TSX capabl <<
1925 line parameter. <<
1926 2344
1927 config X86_INTEL_TSX_MODE_AUTO !! 2345 config MIPS_VPE_APSP_API_CMP
1928 bool "auto" !! 2346 bool
1929 help !! 2347 default "y"
1930 TSX is enabled on TSX capable HW th !! 2348 depends on MIPS_VPE_APSP_API && MIPS_CMP
1931 side channel attacks- equals the ts <<
1932 endchoice <<
1933 2349
1934 config X86_SGX !! 2350 config MIPS_VPE_APSP_API_MT
1935 bool "Software Guard eXtensions (SGX) !! 2351 bool
1936 depends on X86_64 && CPU_SUP_INTEL && !! 2352 default "y"
1937 depends on CRYPTO=y !! 2353 depends on MIPS_VPE_APSP_API && !MIPS_CMP
1938 depends on CRYPTO_SHA256=y <<
1939 select MMU_NOTIFIER <<
1940 select NUMA_KEEP_MEMINFO if NUMA <<
1941 select XARRAY_MULTI <<
1942 help <<
1943 Intel(R) Software Guard eXtensions <<
1944 that can be used by applications to <<
1945 and data, referred to as enclaves. <<
1946 only be accessed by code running wi <<
1947 outside the enclave, including othe <<
1948 hardware. <<
1949 2354
1950 If unsure, say N. !! 2355 config MIPS_CMP
>> 2356 bool "MIPS CMP framework support (DEPRECATED)"
>> 2357 depends on SYS_SUPPORTS_MIPS_CMP && !CPU_MIPSR6
>> 2358 select SMP
>> 2359 select SYNC_R4K
>> 2360 select SYS_SUPPORTS_SMP
>> 2361 select WEAK_ORDERING
>> 2362 default n
>> 2363 help
>> 2364 Select this if you are using a bootloader which implements the "CMP
>> 2365 framework" protocol (ie. YAMON) and want your kernel to make use of
>> 2366 its ability to start secondary CPUs.
>> 2367
>> 2368 Unless you have a specific need, you should use CONFIG_MIPS_CPS
>> 2369 instead of this.
>> 2370
>> 2371 config MIPS_CPS
>> 2372 bool "MIPS Coherent Processing System support"
>> 2373 depends on SYS_SUPPORTS_MIPS_CPS
>> 2374 select MIPS_CM
>> 2375 select MIPS_CPC
>> 2376 select MIPS_CPS_PM if HOTPLUG_CPU
>> 2377 select SMP
>> 2378 select SYNC_R4K if (CEVT_R4K || CSRC_R4K)
>> 2379 select SYS_SUPPORTS_HOTPLUG_CPU
>> 2380 select SYS_SUPPORTS_SMP
>> 2381 select WEAK_ORDERING
>> 2382 help
>> 2383 Select this if you wish to run an SMP kernel across multiple cores
>> 2384 within a MIPS Coherent Processing System. When this option is
>> 2385 enabled the kernel will probe for other cores and boot them with
>> 2386 no external assistance. It is safe to enable this when hardware
>> 2387 support is unavailable.
>> 2388
>> 2389 config MIPS_CPS_PM
>> 2390 depends on MIPS_CPS
>> 2391 select MIPS_CPC
>> 2392 bool
1951 2393
1952 config X86_USER_SHADOW_STACK !! 2394 config MIPS_CM
1953 bool "X86 userspace shadow stack" !! 2395 bool
1954 depends on AS_WRUSS <<
1955 depends on X86_64 <<
1956 select ARCH_USES_HIGH_VMA_FLAGS <<
1957 select X86_CET <<
1958 help <<
1959 Shadow stack protection is a hardwa <<
1960 return address corruption. This he <<
1961 Applications must be enabled to use <<
1962 get protection "for free". <<
1963 2396
1964 CPUs supporting shadow stacks were !! 2397 config MIPS_CPC
>> 2398 bool
1965 2399
1966 See Documentation/arch/x86/shstk.rs !! 2400 config SB1_PASS_2_WORKAROUNDS
>> 2401 bool
>> 2402 depends on CPU_SB1 && (CPU_SB1_PASS_2_2 || CPU_SB1_PASS_2)
>> 2403 default y
1967 2404
1968 If unsure, say N. !! 2405 config SB1_PASS_2_1_WORKAROUNDS
>> 2406 bool
>> 2407 depends on CPU_SB1 && CPU_SB1_PASS_2
>> 2408 default y
1969 2409
1970 config INTEL_TDX_HOST <<
1971 bool "Intel Trust Domain Extensions ( <<
1972 depends on CPU_SUP_INTEL <<
1973 depends on X86_64 <<
1974 depends on KVM_INTEL <<
1975 depends on X86_X2APIC <<
1976 select ARCH_KEEP_MEMBLOCK <<
1977 depends on CONTIG_ALLOC <<
1978 depends on !KEXEC_CORE <<
1979 depends on X86_MCE <<
1980 help <<
1981 Intel Trust Domain Extensions (TDX) <<
1982 host and certain physical attacks. <<
1983 support in the host kernel to run c <<
1984 2410
1985 If unsure, say N. !! 2411 config ARCH_PHYS_ADDR_T_64BIT
>> 2412 bool
>> 2413
>> 2414 choice
>> 2415 prompt "SmartMIPS or microMIPS ASE support"
1986 2416
1987 config EFI !! 2417 config CPU_NEEDS_NO_SMARTMIPS_OR_MICROMIPS
1988 bool "EFI runtime service support" !! 2418 bool "None"
1989 depends on ACPI <<
1990 select UCS2_STRING <<
1991 select EFI_RUNTIME_WRAPPERS <<
1992 select ARCH_USE_MEMREMAP_PROT <<
1993 select EFI_RUNTIME_MAP if KEXEC_CORE <<
1994 help <<
1995 This enables the kernel to use EFI <<
1996 available (such as the EFI variable <<
1997 <<
1998 This option is only useful on syste <<
1999 In addition, you should use the lat <<
2000 at <http://elilo.sourceforge.net> i <<
2001 of EFI runtime services. However, e <<
2002 resultant kernel should continue to <<
2003 platforms. <<
2004 <<
2005 config EFI_STUB <<
2006 bool "EFI stub support" <<
2007 depends on EFI <<
2008 select RELOCATABLE <<
2009 help <<
2010 This kernel feature allows a bzImag <<
2011 by EFI firmware without the use of <<
2012 <<
2013 See Documentation/admin-guide/efi-s <<
2014 <<
2015 config EFI_HANDOVER_PROTOCOL <<
2016 bool "EFI handover protocol (DEPRECAT <<
2017 depends on EFI_STUB <<
2018 default y <<
2019 help <<
2020 Select this in order to include sup <<
2021 handover protocol, which defines al <<
2022 EFI stub. This is a practice that <<
2023 specification, and requires a prior <<
2024 bootloader about Linux/x86 specific <<
2025 and initrd, and where in memory tho <<
2026 <<
2027 If in doubt, say Y. Even though the <<
2028 present in upstream GRUB or other b <<
2029 GRUB with numerous downstream patch <<
2030 handover protocol as as result. <<
2031 <<
2032 config EFI_MIXED <<
2033 bool "EFI mixed-mode support" <<
2034 depends on EFI_STUB && X86_64 <<
2035 help 2419 help
2036 Enabling this feature allows a 64-b !! 2420 Select this if you want neither microMIPS nor SmartMIPS support
2037 on a 32-bit firmware, provided that <<
2038 mode. <<
2039 2421
2040 Note that it is not possible to boo !! 2422 config CPU_HAS_SMARTMIPS
2041 kernel via the EFI boot stub - a bo !! 2423 depends on SYS_SUPPORTS_SMARTMIPS
2042 the EFI handover protocol must be u !! 2424 bool "SmartMIPS"
>> 2425 help
>> 2426 SmartMIPS is a extension of the MIPS32 architecture aimed at
>> 2427 increased security at both hardware and software level for
>> 2428 smartcards. Enabling this option will allow proper use of the
>> 2429 SmartMIPS instructions by Linux applications. However a kernel with
>> 2430 this option will not work on a MIPS core without SmartMIPS core. If
>> 2431 you don't know you probably don't have SmartMIPS and should say N
>> 2432 here.
>> 2433
>> 2434 config CPU_MICROMIPS
>> 2435 depends on 32BIT && SYS_SUPPORTS_MICROMIPS && !CPU_MIPSR6
>> 2436 bool "microMIPS"
>> 2437 help
>> 2438 When this option is enabled the kernel will be built using the
>> 2439 microMIPS ISA
2043 2440
2044 If unsure, say N. !! 2441 endchoice
2045 2442
2046 config EFI_RUNTIME_MAP !! 2443 config CPU_HAS_MSA
2047 bool "Export EFI runtime maps to sysf !! 2444 bool "Support for the MIPS SIMD Architecture"
2048 depends on EFI !! 2445 depends on CPU_SUPPORTS_MSA
2049 help !! 2446 depends on 64BIT || MIPS_O32_FP64_SUPPORT
2050 Export EFI runtime memory regions t !! 2447 help
2051 That memory map is required by the !! 2448 MIPS SIMD Architecture (MSA) introduces 128 bit wide vector registers
2052 mappings after kexec, but can also !! 2449 and a set of SIMD instructions to operate on them. When this option
>> 2450 is enabled the kernel will support allocating & switching MSA
>> 2451 vector register contexts. If you know that your kernel will only be
>> 2452 running on CPUs which do not support MSA or that your userland will
>> 2453 not be making use of it then you may wish to say N here to reduce
>> 2454 the size & complexity of your kernel.
2053 2455
2054 See also Documentation/ABI/testing/ !! 2456 If unsure, say Y.
2055 2457
2056 source "kernel/Kconfig.hz" !! 2458 config CPU_HAS_WB
>> 2459 bool
2057 2460
2058 config ARCH_SUPPORTS_KEXEC !! 2461 config XKS01
2059 def_bool y !! 2462 bool
2060 2463
2061 config ARCH_SUPPORTS_KEXEC_FILE !! 2464 config CPU_HAS_RIXI
2062 def_bool X86_64 !! 2465 bool
2063 2466
2064 config ARCH_SELECTS_KEXEC_FILE !! 2467 #
2065 def_bool y !! 2468 # Vectored interrupt mode is an R2 feature
2066 depends on KEXEC_FILE !! 2469 #
2067 select HAVE_IMA_KEXEC if IMA !! 2470 config CPU_MIPSR2_IRQ_VI
>> 2471 bool
2068 2472
2069 config ARCH_SUPPORTS_KEXEC_PURGATORY !! 2473 #
2070 def_bool y !! 2474 # Extended interrupt mode is an R2 feature
>> 2475 #
>> 2476 config CPU_MIPSR2_IRQ_EI
>> 2477 bool
2071 2478
2072 config ARCH_SUPPORTS_KEXEC_SIG !! 2479 config CPU_HAS_SYNC
2073 def_bool y !! 2480 bool
>> 2481 depends on !CPU_R3000
>> 2482 default y
2074 2483
2075 config ARCH_SUPPORTS_KEXEC_SIG_FORCE !! 2484 #
2076 def_bool y !! 2485 # CPU non-features
>> 2486 #
>> 2487 config CPU_DADDI_WORKAROUNDS
>> 2488 bool
2077 2489
2078 config ARCH_SUPPORTS_KEXEC_BZIMAGE_VERIFY_SIG !! 2490 config CPU_R4000_WORKAROUNDS
2079 def_bool y !! 2491 bool
>> 2492 select CPU_R4400_WORKAROUNDS
2080 2493
2081 config ARCH_SUPPORTS_KEXEC_JUMP !! 2494 config CPU_R4400_WORKAROUNDS
2082 def_bool y !! 2495 bool
2083 2496
2084 config ARCH_SUPPORTS_CRASH_DUMP !! 2497 config MIPS_ASID_SHIFT
2085 def_bool X86_64 || (X86_32 && HIGHMEM !! 2498 int
>> 2499 default 6 if CPU_R3000 || CPU_TX39XX
>> 2500 default 4 if CPU_R8000
>> 2501 default 0
2086 2502
2087 config ARCH_SUPPORTS_CRASH_HOTPLUG !! 2503 config MIPS_ASID_BITS
2088 def_bool y !! 2504 int
>> 2505 default 0 if MIPS_ASID_BITS_VARIABLE
>> 2506 default 6 if CPU_R3000 || CPU_TX39XX
>> 2507 default 8
2089 2508
2090 config ARCH_HAS_GENERIC_CRASHKERNEL_RESERVATI !! 2509 config MIPS_ASID_BITS_VARIABLE
2091 def_bool CRASH_RESERVE !! 2510 bool
2092 2511
2093 config PHYSICAL_START !! 2512 #
2094 hex "Physical address where the kerne !! 2513 # - Highmem only makes sense for the 32-bit kernel.
2095 default "0x1000000" !! 2514 # - The current highmem code will only work properly on physically indexed
2096 help !! 2515 # caches such as R3000, SB1, R7000 or those that look like they're virtually
2097 This gives the physical address whe !! 2516 # indexed such as R4000/R4400 SC and MC versions or R10000. So for the
>> 2517 # moment we protect the user and offer the highmem option only on machines
>> 2518 # where it's known to be safe. This will not offer highmem on a few systems
>> 2519 # such as MIPS32 and MIPS64 CPUs which may have virtual and physically
>> 2520 # indexed CPUs but we're playing safe.
>> 2521 # - We use SYS_SUPPORTS_HIGHMEM to offer highmem only for systems where we
>> 2522 # know they might have memory configurations that could make use of highmem
>> 2523 # support.
>> 2524 #
>> 2525 config HIGHMEM
>> 2526 bool "High Memory Support"
>> 2527 depends on 32BIT && CPU_SUPPORTS_HIGHMEM && SYS_SUPPORTS_HIGHMEM && !CPU_MIPS32_3_5_EVA
2098 2528
2099 If the kernel is not relocatable (C !! 2529 config CPU_SUPPORTS_HIGHMEM
2100 will decompress itself to above phy !! 2530 bool
2101 Otherwise, bzImage will run from th <<
2102 by the boot loader. The only except <<
2103 above physical address, in which ca <<
2104 <<
2105 In normal kdump cases one does not <<
2106 as now bzImage can be compiled as a <<
2107 (CONFIG_RELOCATABLE=y) and be used <<
2108 address. This option is mainly usef <<
2109 to use a bzImage for capturing the <<
2110 vmlinux instead. vmlinux is not rel <<
2111 to be specifically compiled to run <<
2112 (normally a reserved region) and th <<
2113 <<
2114 So if you are using bzImage for cap <<
2115 leave the value here unchanged to 0 <<
2116 CONFIG_RELOCATABLE=y. Otherwise if <<
2117 for capturing the crash dump change <<
2118 the reserved region. In other word <<
2119 the "X" value as specified in the " <<
2120 command line boot parameter passed <<
2121 kernel. Please take a look at Docum <<
2122 for more details about crash dumps. <<
2123 <<
2124 Usage of bzImage for capturing the <<
2125 one does not have to build two kern <<
2126 as production kernel and capture ke <<
2127 gone away after relocatable bzImage <<
2128 is present because there are users <<
2129 vmlinux for dump capture. This opti <<
2130 line. <<
2131 2531
2132 Don't change this unless you know w !! 2532 config SYS_SUPPORTS_HIGHMEM
>> 2533 bool
2133 2534
2134 config RELOCATABLE !! 2535 config SYS_SUPPORTS_SMARTMIPS
2135 bool "Build a relocatable kernel" !! 2536 bool
2136 default y <<
2137 help <<
2138 This builds a kernel image that ret <<
2139 so it can be loaded someplace besid <<
2140 The relocations tend to make the ke <<
2141 but are discarded at runtime. <<
2142 2537
2143 One use is for the kexec on panic c !! 2538 config SYS_SUPPORTS_MICROMIPS
2144 must live at a different physical a !! 2539 bool
2145 kernel. <<
2146 <<
2147 Note: If CONFIG_RELOCATABLE=y, then <<
2148 it has been loaded at and the compi <<
2149 (CONFIG_PHYSICAL_START) is used as <<
2150 2540
2151 config RANDOMIZE_BASE !! 2541 config SYS_SUPPORTS_MIPS16
2152 bool "Randomize the address of the ke !! 2542 bool
2153 depends on RELOCATABLE <<
2154 default y <<
2155 help 2543 help
2156 In support of Kernel Address Space !! 2544 This option must be set if a kernel might be executed on a MIPS16-
2157 this randomizes the physical addres !! 2545 enabled CPU even if MIPS16 is not actually being used. In other
2158 is decompressed and the virtual add !! 2546 words, it makes the kernel MIPS16-tolerant.
2159 image is mapped, as a security feat <<
2160 attempts relying on knowledge of th <<
2161 code internals. <<
2162 <<
2163 On 64-bit, the kernel physical and <<
2164 randomized separately. The physical <<
2165 between 16MB and the top of physica <<
2166 virtual address will be randomized <<
2167 of entropy). Note that this also re <<
2168 available to kernel modules from 1. <<
2169 <<
2170 On 32-bit, the kernel physical and <<
2171 randomized together. They will be r <<
2172 512MB (8 bits of entropy). <<
2173 <<
2174 Entropy is generated using the RDRA <<
2175 supported. If RDTSC is supported, i <<
2176 the entropy pool as well. If neithe <<
2177 supported, then entropy is read fro <<
2178 usable entropy is limited by the ke <<
2179 2GB addressing, and that PHYSICAL_A <<
2180 minimum of 2MB. As a result, only 1 <<
2181 theoretically possible, but the imp <<
2182 limited due to memory layouts. <<
2183 2547
2184 If unsure, say Y. !! 2548 config CPU_SUPPORTS_MSA
>> 2549 bool
2185 2550
2186 # Relocation on x86 needs some additional bui !! 2551 config ARCH_FLATMEM_ENABLE
2187 config X86_NEED_RELOCS <<
2188 def_bool y 2552 def_bool y
2189 depends on RANDOMIZE_BASE || (X86_32 !! 2553 depends on !NUMA && !CPU_LOONGSON2
2190 2554
2191 config PHYSICAL_ALIGN !! 2555 config ARCH_DISCONTIGMEM_ENABLE
2192 hex "Alignment value to which kernel !! 2556 bool
2193 default "0x200000" !! 2557 default y if SGI_IP27
2194 range 0x2000 0x1000000 if X86_32 <<
2195 range 0x200000 0x1000000 if X86_64 <<
2196 help 2558 help
2197 This value puts the alignment restr !! 2559 Say Y to support efficient handling of discontiguous physical memory,
2198 where kernel is loaded and run from !! 2560 for architectures which are either NUMA (Non-Uniform Memory Access)
2199 address which meets above alignment !! 2561 or have huge holes in the physical address space for other reasons.
2200 !! 2562 See <file:Documentation/vm/numa> for more.
2201 If bootloader loads the kernel at a <<
2202 CONFIG_RELOCATABLE is set, kernel w <<
2203 address aligned to above value and <<
2204 2563
2205 If bootloader loads the kernel at a !! 2564 config ARCH_SPARSEMEM_ENABLE
2206 CONFIG_RELOCATABLE is not set, kern <<
2207 load address and decompress itself <<
2208 compiled for and run from there. Th <<
2209 compiled already meets above alignm <<
2210 end result is that kernel runs from <<
2211 above alignment restrictions. <<
2212 <<
2213 On 32-bit this value must be a mult <<
2214 this value must be a multiple of 0x <<
2215 <<
2216 Don't change this unless you know w <<
2217 <<
2218 config DYNAMIC_MEMORY_LAYOUT <<
2219 bool 2565 bool
2220 help !! 2566 select SPARSEMEM_STATIC
2221 This option makes base addresses of <<
2222 __PAGE_OFFSET movable during boot. <<
2223 2567
2224 config RANDOMIZE_MEMORY !! 2568 config NUMA
2225 bool "Randomize the kernel memory sec !! 2569 bool "NUMA Support"
2226 depends on X86_64 !! 2570 depends on SYS_SUPPORTS_NUMA
2227 depends on RANDOMIZE_BASE <<
2228 select DYNAMIC_MEMORY_LAYOUT <<
2229 default RANDOMIZE_BASE <<
2230 help 2571 help
2231 Randomizes the base virtual address !! 2572 Say Y to compile the kernel to support NUMA (Non-Uniform Memory
2232 (physical memory mapping, vmalloc & !! 2573 Access). This option improves performance on systems with more
2233 makes exploits relying on predictab !! 2574 than two nodes; on two node systems it is generally better to
2234 !! 2575 leave it disabled; on single node systems disable this option
2235 The order of allocations remains un !! 2576 disabled.
2236 the same way as RANDOMIZE_BASE. Cur <<
2237 configuration have in average 30,00 <<
2238 addresses for each memory section. <<
2239 2577
2240 If unsure, say Y. !! 2578 config SYS_SUPPORTS_NUMA
>> 2579 bool
2241 2580
2242 config RANDOMIZE_MEMORY_PHYSICAL_PADDING !! 2581 config RELOCATABLE
2243 hex "Physical memory mapping padding" !! 2582 bool "Relocatable kernel"
2244 depends on RANDOMIZE_MEMORY !! 2583 depends on SYS_SUPPORTS_RELOCATABLE && (CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_MIPS32_R6 || CPU_MIPS64_R6)
2245 default "0xa" if MEMORY_HOTPLUG !! 2584 help
2246 default "0x0" !! 2585 This builds a kernel image that retains relocation information
2247 range 0x1 0x40 if MEMORY_HOTPLUG !! 2586 so it can be loaded someplace besides the default 1MB.
2248 range 0x0 0x40 !! 2587 The relocations make the kernel binary about 15% larger,
2249 help !! 2588 but are discarded at runtime
2250 Define the padding in terabytes add <<
2251 memory size during kernel memory ra <<
2252 for memory hotplug support but redu <<
2253 address randomization. <<
2254 2589
2255 If unsure, leave at the default val !! 2590 config RELOCATION_TABLE_SIZE
>> 2591 hex "Relocation table size"
>> 2592 depends on RELOCATABLE
>> 2593 range 0x0 0x01000000
>> 2594 default "0x00100000"
>> 2595 ---help---
>> 2596 A table of relocation data will be appended to the kernel binary
>> 2597 and parsed at boot to fix up the relocated kernel.
2256 2598
2257 config ADDRESS_MASKING !! 2599 This option allows the amount of space reserved for the table to be
2258 bool "Linear Address Masking support" !! 2600 adjusted, although the default of 1Mb should be ok in most cases.
2259 depends on X86_64 <<
2260 depends on COMPILE_TEST || !CPU_MITIG <<
2261 help <<
2262 Linear Address Masking (LAM) modifi <<
2263 to 64-bit linear addresses, allowin <<
2264 untranslated address bits for metad <<
2265 2601
2266 The capability can be used for effi !! 2602 The build will fail and a valid size suggested if this is too small.
2267 implementation and for optimization <<
2268 2603
2269 config HOTPLUG_CPU !! 2604 If unsure, leave at the default value.
2270 def_bool y <<
2271 depends on SMP <<
2272 2605
2273 config COMPAT_VDSO !! 2606 config RANDOMIZE_BASE
2274 def_bool n !! 2607 bool "Randomize the address of the kernel image"
2275 prompt "Disable the 32-bit vDSO (need !! 2608 depends on RELOCATABLE
2276 depends on COMPAT_32 !! 2609 ---help---
2277 help !! 2610 Randomizes the physical and virtual address at which the
2278 Certain buggy versions of glibc wil !! 2611 kernel image is loaded, as a security feature that
2279 presented with a 32-bit vDSO that i !! 2612 deters exploit attempts relying on knowledge of the location
2280 indicated in its segment table. !! 2613 of kernel internals.
2281 <<
2282 The bug was introduced by f866314b8 <<
2283 and fixed by 3b3ddb4f7db98ec9e912cc <<
2284 49ad572a70b8aeb91e57483a11dd1b77e31 <<
2285 the only released version with the <<
2286 contains a buggy "glibc 2.3.2". <<
2287 <<
2288 The symptom of the bug is that ever <<
2289 dl_main: Assertion `(void *) ph->p_ <<
2290 <<
2291 Saying Y here changes the default v <<
2292 option from 1 to 0, which turns off <<
2293 This works around the glibc bug but <<
2294 2614
2295 If unsure, say N: if you are compil !! 2615 Entropy is generated using any coprocessor 0 registers available.
2296 are unlikely to be using a buggy ve <<
2297 2616
2298 choice !! 2617 The kernel will be offset by up to RANDOMIZE_BASE_MAX_OFFSET.
2299 prompt "vsyscall table for legacy app <<
2300 depends on X86_64 <<
2301 default LEGACY_VSYSCALL_XONLY <<
2302 help <<
2303 Legacy user code that does not know <<
2304 to be able to issue three syscalls <<
2305 kernel space. Since this location i <<
2306 it can be used to assist security v <<
2307 <<
2308 This setting can be changed at boot <<
2309 line parameter vsyscall=[emulate|xo <<
2310 is deprecated and can only be enabl <<
2311 line. <<
2312 <<
2313 On a system with recent enough glib <<
2314 static binaries, you can say None w <<
2315 to improve security. <<
2316 2618
2317 If unsure, select "Emulate executio !! 2619 If unsure, say N.
2318 2620
2319 config LEGACY_VSYSCALL_XONLY !! 2621 config RANDOMIZE_BASE_MAX_OFFSET
2320 bool "Emulate execution only" !! 2622 hex "Maximum kASLR offset" if EXPERT
2321 help !! 2623 depends on RANDOMIZE_BASE
2322 The kernel traps and emulat !! 2624 range 0x0 0x40000000 if EVA || 64BIT
2323 address mapping and does no !! 2625 range 0x0 0x08000000
2324 configuration is recommende !! 2626 default "0x01000000"
2325 legacy vsyscall area but su !! 2627 ---help---
2326 instrumentation of legacy c !! 2628 When kASLR is active, this provides the maximum offset that will
2327 certain uses of the vsyscal !! 2629 be applied to the kernel image. It should be set according to the
2328 buffer. !! 2630 amount of physical RAM available in the target system minus
>> 2631 PHYSICAL_START and must be a power of 2.
2329 2632
2330 config LEGACY_VSYSCALL_NONE !! 2633 This is limited by the size of KSEG0, 256Mb on 32-bit or 1Gb with
2331 bool "None" !! 2634 EVA or 64-bit. The default is 16Mb.
2332 help <<
2333 There will be no vsyscall m <<
2334 eliminate any risk of ASLR <<
2335 fixed address mapping. Atte <<
2336 will be reported to dmesg, <<
2337 malicious userspace program <<
2338 2635
2339 endchoice !! 2636 config NODES_SHIFT
>> 2637 int
>> 2638 default "6"
>> 2639 depends on NEED_MULTIPLE_NODES
2340 2640
2341 config CMDLINE_BOOL !! 2641 config HW_PERF_EVENTS
2342 bool "Built-in kernel command line" !! 2642 bool "Enable hardware performance counter support for perf events"
>> 2643 depends on PERF_EVENTS && !OPROFILE && (CPU_MIPS32 || CPU_MIPS64 || CPU_R10000 || CPU_SB1 || CPU_CAVIUM_OCTEON || CPU_XLP || CPU_LOONGSON3)
>> 2644 default y
2343 help 2645 help
2344 Allow for specifying boot arguments !! 2646 Enable hardware performance counter support for perf events. If
2345 build time. On some systems (e.g. !! 2647 disabled, perf events will use software events only.
2346 necessary or convenient to provide <<
2347 kernel boot arguments with the kern <<
2348 to not rely on the boot loader to p <<
2349 <<
2350 To compile command line arguments i <<
2351 set this option to 'Y', then fill i <<
2352 boot arguments in CONFIG_CMDLINE. <<
2353 2648
2354 Systems with fully functional boot !! 2649 source "mm/Kconfig"
2355 should leave this option set to 'N' <<
2356 2650
2357 config CMDLINE !! 2651 config SMP
2358 string "Built-in kernel command strin !! 2652 bool "Multi-Processing support"
2359 depends on CMDLINE_BOOL !! 2653 depends on SYS_SUPPORTS_SMP
2360 default "" <<
2361 help 2654 help
2362 Enter arguments here that should be !! 2655 This enables support for systems with more than one CPU. If you have
2363 image and used at boot time. If th !! 2656 a system with only one CPU, say N. If you have a system with more
2364 command line at boot time, it is ap !! 2657 than one CPU, say Y.
2365 form the full kernel command line, <<
2366 2658
2367 However, you can use the CONFIG_CMD !! 2659 If you say N here, the kernel will run on uni- and multiprocessor
2368 change this behavior. !! 2660 machines, but will use only one CPU of a multiprocessor machine. If
>> 2661 you say Y here, the kernel will run on many, but not all,
>> 2662 uniprocessor machines. On a uniprocessor machine, the kernel
>> 2663 will run faster if you say N here.
2369 2664
2370 In most cases, the command line (wh !! 2665 People using multiprocessor machines who say Y here should also say
2371 by the boot loader) should specify !! 2666 Y to "Enhanced Real Time Clock Support", below.
2372 file system. <<
2373 2667
2374 config CMDLINE_OVERRIDE !! 2668 See also the SMP-HOWTO available at
2375 bool "Built-in command line overrides !! 2669 <http://www.tldp.org/docs.html#howto>.
2376 depends on CMDLINE_BOOL && CMDLINE != <<
2377 help <<
2378 Set this option to 'Y' to have the <<
2379 command line, and use ONLY the buil <<
2380 2670
2381 This is used to work around broken !! 2671 If you don't know what to do here, say N.
2382 be set to 'N' under normal conditio <<
2383 2672
2384 config MODIFY_LDT_SYSCALL !! 2673 config HOTPLUG_CPU
2385 bool "Enable the LDT (local descripto !! 2674 bool "Support for hot-pluggable CPUs"
2386 default y !! 2675 depends on SMP && SYS_SUPPORTS_HOTPLUG_CPU
2387 help 2676 help
2388 Linux can allow user programs to in !! 2677 Say Y here to allow turning CPUs off and on. CPUs can be
2389 Local Descriptor Table (LDT) using !! 2678 controlled through /sys/devices/system/cpu.
2390 call. This is required to run 16-b !! 2679 (Note: power management support will enable this option
2391 DOSEMU or some Wine programs. It i !! 2680 automatically on SMP systems. )
2392 threading libraries. !! 2681 Say N if you want to disable CPU hotplug.
2393 <<
2394 Enabling this feature adds a small <<
2395 context switches and increases the <<
2396 surface. Disabling it removes the <<
2397 2682
2398 Saying 'N' here may make sense for !! 2683 config SMP_UP
>> 2684 bool
2399 2685
2400 config STRICT_SIGALTSTACK_SIZE !! 2686 config SYS_SUPPORTS_MIPS_CMP
2401 bool "Enforce strict size checking fo !! 2687 bool
2402 depends on DYNAMIC_SIGFRAME <<
2403 help <<
2404 For historical reasons MINSIGSTKSZ <<
2405 already too small with AVX512 suppo <<
2406 enforce strict checking of the siga <<
2407 real size of the FPU frame. This op <<
2408 by default. It can also be controll <<
2409 line option 'strict_sas_size' indep <<
2410 switch. Enabling it might break exi <<
2411 allocate a too small sigaltstack bu <<
2412 never get a signal delivered. <<
2413 2688
2414 Say 'N' unless you want to really e !! 2689 config SYS_SUPPORTS_MIPS_CPS
>> 2690 bool
2415 2691
2416 config CFI_AUTO_DEFAULT !! 2692 config SYS_SUPPORTS_SMP
2417 bool "Attempt to use FineIBT by defau !! 2693 bool
2418 depends on FINEIBT <<
2419 default y <<
2420 help <<
2421 Attempt to use FineIBT by default a <<
2422 this is the same as booting with "c <<
2423 this is the same as booting with "c <<
2424 2694
2425 source "kernel/livepatch/Kconfig" !! 2695 config NR_CPUS_DEFAULT_4
>> 2696 bool
2426 2697
2427 endmenu !! 2698 config NR_CPUS_DEFAULT_8
>> 2699 bool
2428 2700
2429 config CC_HAS_NAMED_AS !! 2701 config NR_CPUS_DEFAULT_16
2430 def_bool $(success,echo 'int __seg_fs !! 2702 bool
2431 depends on CC_IS_GCC <<
2432 2703
2433 config CC_HAS_NAMED_AS_FIXED_SANITIZERS !! 2704 config NR_CPUS_DEFAULT_32
2434 def_bool CC_IS_GCC && GCC_VERSION >= !! 2705 bool
2435 2706
2436 config USE_X86_SEG_SUPPORT !! 2707 config NR_CPUS_DEFAULT_64
2437 def_bool y !! 2708 bool
2438 depends on CC_HAS_NAMED_AS <<
2439 # <<
2440 # -fsanitize=kernel-address (KASAN) a <<
2441 # (KCSAN) are incompatible with named <<
2442 # GCC < 13.3 - see GCC PR sanitizer/1 <<
2443 # <<
2444 depends on !(KASAN || KCSAN) || CC_HA <<
2445 2709
2446 config CC_HAS_SLS !! 2710 config NR_CPUS
2447 def_bool $(cc-option,-mharden-sls=all !! 2711 int "Maximum number of CPUs (2-256)"
>> 2712 range 2 256
>> 2713 depends on SMP
>> 2714 default "4" if NR_CPUS_DEFAULT_4
>> 2715 default "8" if NR_CPUS_DEFAULT_8
>> 2716 default "16" if NR_CPUS_DEFAULT_16
>> 2717 default "32" if NR_CPUS_DEFAULT_32
>> 2718 default "64" if NR_CPUS_DEFAULT_64
>> 2719 help
>> 2720 This allows you to specify the maximum number of CPUs which this
>> 2721 kernel will support. The maximum supported value is 32 for 32-bit
>> 2722 kernel and 64 for 64-bit kernels; the minimum value which makes
>> 2723 sense is 1 for Qemu (useful only for kernel debugging purposes)
>> 2724 and 2 for all others.
>> 2725
>> 2726 This is purely to save memory - each supported CPU adds
>> 2727 approximately eight kilobytes to the kernel image. For best
>> 2728 performance should round up your number of processors to the next
>> 2729 power of two.
2448 2730
2449 config CC_HAS_RETURN_THUNK !! 2731 config MIPS_PERF_SHARED_TC_COUNTERS
2450 def_bool $(cc-option,-mfunction-retur !! 2732 bool
2451 2733
2452 config CC_HAS_ENTRY_PADDING !! 2734 #
2453 def_bool $(cc-option,-fpatchable-func !! 2735 # Timer Interrupt Frequency Configuration
>> 2736 #
2454 2737
2455 config FUNCTION_PADDING_CFI !! 2738 choice
2456 int !! 2739 prompt "Timer frequency"
2457 default 59 if FUNCTION_ALIGNMENT_64B !! 2740 default HZ_250
2458 default 27 if FUNCTION_ALIGNMENT_32B !! 2741 help
2459 default 11 if FUNCTION_ALIGNMENT_16B !! 2742 Allows the configuration of the timer frequency.
2460 default 3 if FUNCTION_ALIGNMENT_8B <<
2461 default 0 <<
2462 <<
2463 # Basically: FUNCTION_ALIGNMENT - 5*CFI_CLANG <<
2464 # except Kconfig can't do arithmetic :/ <<
2465 config FUNCTION_PADDING_BYTES <<
2466 int <<
2467 default FUNCTION_PADDING_CFI if CFI_C <<
2468 default FUNCTION_ALIGNMENT <<
2469 2743
2470 config CALL_PADDING !! 2744 config HZ_24
2471 def_bool n !! 2745 bool "24 HZ" if SYS_SUPPORTS_24HZ || SYS_SUPPORTS_ARBIT_HZ
2472 depends on CC_HAS_ENTRY_PADDING && OB <<
2473 select FUNCTION_ALIGNMENT_16B <<
2474 2746
2475 config FINEIBT !! 2747 config HZ_48
2476 def_bool y !! 2748 bool "48 HZ" if SYS_SUPPORTS_48HZ || SYS_SUPPORTS_ARBIT_HZ
2477 depends on X86_KERNEL_IBT && CFI_CLAN <<
2478 select CALL_PADDING <<
2479 2749
2480 config HAVE_CALL_THUNKS !! 2750 config HZ_100
2481 def_bool y !! 2751 bool "100 HZ" if SYS_SUPPORTS_100HZ || SYS_SUPPORTS_ARBIT_HZ
2482 depends on CC_HAS_ENTRY_PADDING && MI <<
2483 2752
2484 config CALL_THUNKS !! 2753 config HZ_128
2485 def_bool n !! 2754 bool "128 HZ" if SYS_SUPPORTS_128HZ || SYS_SUPPORTS_ARBIT_HZ
2486 select CALL_PADDING <<
2487 2755
2488 config PREFIX_SYMBOLS !! 2756 config HZ_250
2489 def_bool y !! 2757 bool "250 HZ" if SYS_SUPPORTS_250HZ || SYS_SUPPORTS_ARBIT_HZ
2490 depends on CALL_PADDING && !CFI_CLANG <<
2491 2758
2492 menuconfig CPU_MITIGATIONS !! 2759 config HZ_256
2493 bool "Mitigations for CPU vulnerabili !! 2760 bool "256 HZ" if SYS_SUPPORTS_256HZ || SYS_SUPPORTS_ARBIT_HZ
2494 default y <<
2495 help <<
2496 Say Y here to enable options which <<
2497 vulnerabilities (usually related to <<
2498 Mitigations can be disabled or rest <<
2499 via the "mitigations" kernel parame <<
2500 2761
2501 If you say N, all mitigations will !! 2762 config HZ_1000
2502 overridden at runtime. !! 2763 bool "1000 HZ" if SYS_SUPPORTS_1000HZ || SYS_SUPPORTS_ARBIT_HZ
2503 2764
2504 Say 'Y', unless you really know wha !! 2765 config HZ_1024
>> 2766 bool "1024 HZ" if SYS_SUPPORTS_1024HZ || SYS_SUPPORTS_ARBIT_HZ
2505 2767
2506 if CPU_MITIGATIONS !! 2768 endchoice
2507 2769
2508 config MITIGATION_PAGE_TABLE_ISOLATION !! 2770 config SYS_SUPPORTS_24HZ
2509 bool "Remove the kernel mapping in us !! 2771 bool
2510 default y <<
2511 depends on (X86_64 || X86_PAE) <<
2512 help <<
2513 This feature reduces the number of <<
2514 ensuring that the majority of kerne <<
2515 into userspace. <<
2516 2772
2517 See Documentation/arch/x86/pti.rst !! 2773 config SYS_SUPPORTS_48HZ
>> 2774 bool
2518 2775
2519 config MITIGATION_RETPOLINE !! 2776 config SYS_SUPPORTS_100HZ
2520 bool "Avoid speculative indirect bran !! 2777 bool
2521 select OBJTOOL if HAVE_OBJTOOL <<
2522 default y <<
2523 help <<
2524 Compile kernel with the retpoline c <<
2525 kernel-to-user data leaks by avoidi <<
2526 branches. Requires a compiler with <<
2527 support for full protection. The ke <<
2528 2778
2529 config MITIGATION_RETHUNK !! 2779 config SYS_SUPPORTS_128HZ
2530 bool "Enable return-thunks" !! 2780 bool
2531 depends on MITIGATION_RETPOLINE && CC <<
2532 select OBJTOOL if HAVE_OBJTOOL <<
2533 default y if X86_64 <<
2534 help <<
2535 Compile the kernel with the return- <<
2536 against kernel-to-user data leaks b <<
2537 Requires a compiler with -mfunction <<
2538 support for full protection. The ke <<
2539 2781
2540 config MITIGATION_UNRET_ENTRY !! 2782 config SYS_SUPPORTS_250HZ
2541 bool "Enable UNRET on kernel entry" !! 2783 bool
2542 depends on CPU_SUP_AMD && MITIGATION_ <<
2543 default y <<
2544 help <<
2545 Compile the kernel with support for <<
2546 2784
2547 config MITIGATION_CALL_DEPTH_TRACKING !! 2785 config SYS_SUPPORTS_256HZ
2548 bool "Mitigate RSB underflow with cal !! 2786 bool
2549 depends on CPU_SUP_INTEL && HAVE_CALL <<
2550 select HAVE_DYNAMIC_FTRACE_NO_PATCHAB <<
2551 select CALL_THUNKS <<
2552 default y <<
2553 help <<
2554 Compile the kernel with call depth <<
2555 SKL Return-Speculation-Buffer (RSB) <<
2556 mitigation is off by default and ne <<
2557 kernel command line via the retblee <<
2558 non-affected systems the overhead o <<
2559 the call depth tracking is using ru <<
2560 in a compiler generated padding are <<
2561 increases text size by ~5%. For non <<
2562 is unused. On affected SKL systems <<
2563 performance gain over the IBRS miti <<
2564 2787
2565 config CALL_THUNKS_DEBUG !! 2788 config SYS_SUPPORTS_1000HZ
2566 bool "Enable call thunks and call dep !! 2789 bool
2567 depends on MITIGATION_CALL_DEPTH_TRAC <<
2568 select FUNCTION_ALIGNMENT_32B <<
2569 default n <<
2570 help <<
2571 Enable call/ret counters for imbala <<
2572 a noisy dmesg about callthunks gene <<
2573 trouble shooting. The debug prints <<
2574 kernel command line with 'debug-cal <<
2575 Only enable this when you are debug <<
2576 creates a noticeable runtime overhe <<
2577 2790
2578 config MITIGATION_IBPB_ENTRY !! 2791 config SYS_SUPPORTS_1024HZ
2579 bool "Enable IBPB on kernel entry" !! 2792 bool
2580 depends on CPU_SUP_AMD && X86_64 <<
2581 default y <<
2582 help <<
2583 Compile the kernel with support for <<
2584 2793
2585 config MITIGATION_IBRS_ENTRY !! 2794 config SYS_SUPPORTS_ARBIT_HZ
2586 bool "Enable IBRS on kernel entry" !! 2795 bool
2587 depends on CPU_SUP_INTEL && X86_64 !! 2796 default y if !SYS_SUPPORTS_24HZ && \
2588 default y !! 2797 !SYS_SUPPORTS_48HZ && \
2589 help !! 2798 !SYS_SUPPORTS_100HZ && \
2590 Compile the kernel with support for !! 2799 !SYS_SUPPORTS_128HZ && \
2591 This mitigates both spectre_v2 and !! 2800 !SYS_SUPPORTS_250HZ && \
2592 performance. !! 2801 !SYS_SUPPORTS_256HZ && \
>> 2802 !SYS_SUPPORTS_1000HZ && \
>> 2803 !SYS_SUPPORTS_1024HZ
2593 2804
2594 config MITIGATION_SRSO !! 2805 config HZ
2595 bool "Mitigate speculative RAS overfl !! 2806 int
2596 depends on CPU_SUP_AMD && X86_64 && M !! 2807 default 24 if HZ_24
2597 default y !! 2808 default 48 if HZ_48
2598 help !! 2809 default 100 if HZ_100
2599 Enable the SRSO mitigation needed o !! 2810 default 128 if HZ_128
>> 2811 default 250 if HZ_250
>> 2812 default 256 if HZ_256
>> 2813 default 1000 if HZ_1000
>> 2814 default 1024 if HZ_1024
>> 2815
>> 2816 config SCHED_HRTICK
>> 2817 def_bool HIGH_RES_TIMERS
>> 2818
>> 2819 source "kernel/Kconfig.preempt"
>> 2820
>> 2821 config KEXEC
>> 2822 bool "Kexec system call"
>> 2823 select KEXEC_CORE
>> 2824 help
>> 2825 kexec is a system call that implements the ability to shutdown your
>> 2826 current kernel, and to start another kernel. It is like a reboot
>> 2827 but it is independent of the system firmware. And like a reboot
>> 2828 you can start any kernel with it, not just Linux.
>> 2829
>> 2830 The name comes from the similarity to the exec system call.
>> 2831
>> 2832 It is an ongoing process to be certain the hardware in a machine
>> 2833 is properly shutdown, so do not be surprised if this code does not
>> 2834 initially work for you. As of this writing the exact hardware
>> 2835 interface is strongly in flux, so no good recommendation can be
>> 2836 made.
>> 2837
>> 2838 config CRASH_DUMP
>> 2839 bool "Kernel crash dumps"
>> 2840 help
>> 2841 Generate crash dump after being started by kexec.
>> 2842 This should be normally only set in special crash dump kernels
>> 2843 which are loaded in the main kernel with kexec-tools into
>> 2844 a specially reserved region and then later executed after
>> 2845 a crash by kdump/kexec. The crash dump kernel must be compiled
>> 2846 to a memory address not used by the main kernel or firmware using
>> 2847 PHYSICAL_START.
2600 2848
2601 config MITIGATION_SLS !! 2849 config PHYSICAL_START
2602 bool "Mitigate Straight-Line-Speculat !! 2850 hex "Physical address where the kernel is loaded"
2603 depends on CC_HAS_SLS && X86_64 !! 2851 default "0xffffffff84000000" if 64BIT
2604 select OBJTOOL if HAVE_OBJTOOL !! 2852 default "0x84000000" if 32BIT
2605 default n !! 2853 depends on CRASH_DUMP
2606 help !! 2854 help
2607 Compile the kernel with straight-li !! 2855 This gives the CKSEG0 or KSEG0 address where the kernel is loaded.
2608 against straight line speculation. !! 2856 If you plan to use kernel for capturing the crash dump change
2609 larger. !! 2857 this value to start of the reserved region (the "X" value as
>> 2858 specified in the "crashkernel=YM@XM" command line boot parameter
>> 2859 passed to the panic-ed kernel).
>> 2860
>> 2861 config SECCOMP
>> 2862 bool "Enable seccomp to safely compute untrusted bytecode"
>> 2863 depends on PROC_FS
>> 2864 default y
>> 2865 help
>> 2866 This kernel feature is useful for number crunching applications
>> 2867 that may need to compute untrusted bytecode during their
>> 2868 execution. By using pipes or other transports made available to
>> 2869 the process as file descriptors supporting the read/write
>> 2870 syscalls, it's possible to isolate those applications in
>> 2871 their own address space using seccomp. Once seccomp is
>> 2872 enabled via /proc/<pid>/seccomp, it cannot be disabled
>> 2873 and the task is only allowed to execute a few safe syscalls
>> 2874 defined by each seccomp mode.
>> 2875
>> 2876 If unsure, say Y. Only embedded should say N here.
>> 2877
>> 2878 config MIPS_O32_FP64_SUPPORT
>> 2879 bool "Support for O32 binaries using 64-bit FP"
>> 2880 depends on 32BIT || MIPS32_O32
>> 2881 help
>> 2882 When this is enabled, the kernel will support use of 64-bit floating
>> 2883 point registers with binaries using the O32 ABI along with the
>> 2884 EF_MIPS_FP64 ELF header flag (typically built with -mfp64). On
>> 2885 32-bit MIPS systems this support is at the cost of increasing the
>> 2886 size and complexity of the compiled FPU emulator. Thus if you are
>> 2887 running a MIPS32 system and know that none of your userland binaries
>> 2888 will require 64-bit floating point, you may wish to reduce the size
>> 2889 of your kernel & potentially improve FP emulation performance by
>> 2890 saying N here.
>> 2891
>> 2892 Although binutils currently supports use of this flag the details
>> 2893 concerning its effect upon the O32 ABI in userland are still being
>> 2894 worked on. In order to avoid userland becoming dependant upon current
>> 2895 behaviour before the details have been finalised, this option should
>> 2896 be considered experimental and only enabled by those working upon
>> 2897 said details.
2610 2898
2611 config MITIGATION_GDS !! 2899 If unsure, say N.
2612 bool "Mitigate Gather Data Sampling" <<
2613 depends on CPU_SUP_INTEL <<
2614 default y <<
2615 help <<
2616 Enable mitigation for Gather Data S <<
2617 vulnerability which allows unprivil <<
2618 which was previously stored in vect <<
2619 instructions to infer the stale vec <<
2620 2900
2621 config MITIGATION_RFDS !! 2901 config USE_OF
2622 bool "RFDS Mitigation" !! 2902 bool
2623 depends on CPU_SUP_INTEL !! 2903 select OF
2624 default y !! 2904 select OF_EARLY_FLATTREE
2625 help !! 2905 select IRQ_DOMAIN
2626 Enable mitigation for Register File <<
2627 RFDS is a hardware vulnerability wh <<
2628 allows unprivileged speculative acc <<
2629 stored in floating point, vector an <<
2630 See also <file:Documentation/admin- <<
2631 2906
2632 config MITIGATION_SPECTRE_BHI !! 2907 config BUILTIN_DTB
2633 bool "Mitigate Spectre-BHB (Branch Hi !! 2908 bool
2634 depends on CPU_SUP_INTEL <<
2635 default y <<
2636 help <<
2637 Enable BHI mitigations. BHI attacks <<
2638 where the branch history buffer is <<
2639 indirect branches. <<
2640 See <file:Documentation/admin-guide <<
2641 2909
2642 config MITIGATION_MDS !! 2910 choice
2643 bool "Mitigate Microarchitectural Dat !! 2911 prompt "Kernel appended dtb support" if USE_OF
2644 depends on CPU_SUP_INTEL !! 2912 default MIPS_NO_APPENDED_DTB
2645 default y <<
2646 help <<
2647 Enable mitigation for Microarchitec <<
2648 a hardware vulnerability which allo <<
2649 to data which is available in vario <<
2650 See also <file:Documentation/admin- <<
2651 2913
2652 config MITIGATION_TAA !! 2914 config MIPS_NO_APPENDED_DTB
2653 bool "Mitigate TSX Asynchronous Abort !! 2915 bool "None"
2654 depends on CPU_SUP_INTEL !! 2916 help
2655 default y !! 2917 Do not enable appended dtb support.
2656 help <<
2657 Enable mitigation for TSX Asynchron <<
2658 vulnerability that allows unprivile <<
2659 which is available in various CPU i <<
2660 asynchronous aborts within an Intel <<
2661 See also <file:Documentation/admin- <<
2662 2918
2663 config MITIGATION_MMIO_STALE_DATA !! 2919 config MIPS_ELF_APPENDED_DTB
2664 bool "Mitigate MMIO Stale Data hardwa !! 2920 bool "vmlinux"
2665 depends on CPU_SUP_INTEL !! 2921 help
2666 default y !! 2922 With this option, the boot code will look for a device tree binary
2667 help !! 2923 DTB) included in the vmlinux ELF section .appended_dtb. By default
2668 Enable mitigation for MMIO Stale Da !! 2924 it is empty and the DTB can be appended using binutils command
2669 Stale Data Vulnerabilities are a cl !! 2925 objcopy:
2670 vulnerabilities that can expose dat !! 2926
2671 attacker to have access to MMIO. !! 2927 objcopy --update-section .appended_dtb=<filename>.dtb vmlinux
2672 See also !! 2928
2673 <file:Documentation/admin-guide/hw- !! 2929 This is meant as a backward compatiblity convenience for those
>> 2930 systems with a bootloader that can't be upgraded to accommodate
>> 2931 the documented boot protocol using a device tree.
2674 2932
2675 config MITIGATION_L1TF !! 2933 config MIPS_RAW_APPENDED_DTB
2676 bool "Mitigate L1 Terminal Fault (L1T !! 2934 bool "vmlinux.bin or vmlinuz.bin"
2677 depends on CPU_SUP_INTEL !! 2935 help
2678 default y !! 2936 With this option, the boot code will look for a device tree binary
2679 help !! 2937 DTB) appended to raw vmlinux.bin or vmlinuz.bin.
2680 Mitigate L1 Terminal Fault (L1TF) h !! 2938 (e.g. cat vmlinux.bin <filename>.dtb > vmlinux_w_dtb).
2681 hardware vulnerability which allows !! 2939
2682 available in the Level 1 Data Cache !! 2940 This is meant as a backward compatibility convenience for those
2683 See <file:Documentation/admin-guide !! 2941 systems with a bootloader that can't be upgraded to accommodate
>> 2942 the documented boot protocol using a device tree.
>> 2943
>> 2944 Beware that there is very little in terms of protection against
>> 2945 this option being confused by leftover garbage in memory that might
>> 2946 look like a DTB header after a reboot if no actual DTB is appended
>> 2947 to vmlinux.bin. Do not leave this option active in a production kernel
>> 2948 if you don't intend to always append a DTB.
>> 2949 endchoice
2684 2950
2685 config MITIGATION_RETBLEED !! 2951 choice
2686 bool "Mitigate RETBleed hardware bug" !! 2952 prompt "Kernel command line type" if !CMDLINE_OVERRIDE
2687 depends on (CPU_SUP_INTEL && MITIGATI !! 2953 default MIPS_CMDLINE_FROM_DTB if USE_OF && !ATH79 && !MACH_INGENIC && \
2688 default y !! 2954 !MIPS_MALTA && \
2689 help !! 2955 !CAVIUM_OCTEON_SOC
2690 Enable mitigation for RETBleed (Arb !! 2956 default MIPS_CMDLINE_FROM_BOOTLOADER
2691 with Return Instructions) vulnerabi !! 2957
2692 execution attack which takes advant !! 2958 config MIPS_CMDLINE_FROM_DTB
2693 in many modern microprocessors, sim !! 2959 depends on USE_OF
2694 unprivileged attacker can use these !! 2960 bool "Dtb kernel arguments if available"
2695 memory security restrictions to gai !! 2961
2696 that would otherwise be inaccessibl !! 2962 config MIPS_CMDLINE_DTB_EXTEND
>> 2963 depends on USE_OF
>> 2964 bool "Extend dtb kernel arguments with bootloader arguments"
>> 2965
>> 2966 config MIPS_CMDLINE_FROM_BOOTLOADER
>> 2967 bool "Bootloader kernel arguments if available"
>> 2968
>> 2969 config MIPS_CMDLINE_BUILTIN_EXTEND
>> 2970 depends on CMDLINE_BOOL
>> 2971 bool "Extend builtin kernel arguments with bootloader arguments"
>> 2972 endchoice
2697 2973
2698 config MITIGATION_SPECTRE_V1 !! 2974 endmenu
2699 bool "Mitigate SPECTRE V1 hardware bu <<
2700 default y <<
2701 help <<
2702 Enable mitigation for Spectre V1 (B <<
2703 class of side channel attacks that <<
2704 execution that bypasses conditional <<
2705 memory access bounds check. <<
2706 See also <file:Documentation/admin- <<
2707 2975
2708 config MITIGATION_SPECTRE_V2 !! 2976 config LOCKDEP_SUPPORT
2709 bool "Mitigate SPECTRE V2 hardware bu !! 2977 bool
2710 default y 2978 default y
2711 help <<
2712 Enable mitigation for Spectre V2 (B <<
2713 V2 is a class of side channel attac <<
2714 indirect branch predictors inside t <<
2715 attacks, the attacker can steer spe <<
2716 victim to gadget code by poisoning <<
2717 used for predicting indirect branch <<
2718 See also <file:Documentation/admin- <<
2719 2979
2720 config MITIGATION_SRBDS !! 2980 config STACKTRACE_SUPPORT
2721 bool "Mitigate Special Register Buffe !! 2981 bool
2722 depends on CPU_SUP_INTEL <<
2723 default y 2982 default y
2724 help <<
2725 Enable mitigation for Special Regis <<
2726 SRBDS is a hardware vulnerability t <<
2727 Sampling (MDS) techniques to infer <<
2728 register accesses. An unprivileged <<
2729 from RDRAND and RDSEED executed on <<
2730 using MDS techniques. <<
2731 See also <<
2732 <file:Documentation/admin-guide/hw- <<
2733 2983
2734 config MITIGATION_SSB !! 2984 config HAVE_LATENCYTOP_SUPPORT
2735 bool "Mitigate Speculative Store Bypa !! 2985 bool
2736 default y 2986 default y
2737 help <<
2738 Enable mitigation for Speculative S <<
2739 hardware security vulnerability and <<
2740 of speculative execution in a simil <<
2741 security vulnerabilities. <<
2742 2987
2743 endif !! 2988 config PGTABLE_LEVELS
>> 2989 int
>> 2990 default 3 if 64BIT && !PAGE_SIZE_64KB
>> 2991 default 2
2744 2992
2745 config ARCH_HAS_ADD_PAGES !! 2993 source "init/Kconfig"
2746 def_bool y <<
2747 depends on ARCH_ENABLE_MEMORY_HOTPLUG <<
2748 2994
2749 menu "Power management and ACPI options" !! 2995 source "kernel/Kconfig.freezer"
2750 2996
2751 config ARCH_HIBERNATION_HEADER !! 2997 menu "Bus options (PCI, PCMCIA, EISA, ISA, TC)"
2752 def_bool y <<
2753 depends on HIBERNATION <<
2754 2998
2755 source "kernel/power/Kconfig" !! 2999 config HW_HAS_EISA
>> 3000 bool
>> 3001 config HW_HAS_PCI
>> 3002 bool
2756 3003
2757 source "drivers/acpi/Kconfig" !! 3004 config PCI
>> 3005 bool "Support for PCI controller"
>> 3006 depends on HW_HAS_PCI
>> 3007 select PCI_DOMAINS
>> 3008 help
>> 3009 Find out whether you have a PCI motherboard. PCI is the name of a
>> 3010 bus system, i.e. the way the CPU talks to the other stuff inside
>> 3011 your box. Other bus systems are ISA, EISA, or VESA. If you have PCI,
>> 3012 say Y, otherwise N.
>> 3013
>> 3014 config HT_PCI
>> 3015 bool "Support for HT-linked PCI"
>> 3016 default y
>> 3017 depends on CPU_LOONGSON3
>> 3018 select PCI
>> 3019 select PCI_DOMAINS
>> 3020 help
>> 3021 Loongson family machines use Hyper-Transport bus for inter-core
>> 3022 connection and device connection. The PCI bus is a subordinate
>> 3023 linked at HT. Choose Y for Loongson-3 based machines.
2758 3024
2759 config X86_APM_BOOT !! 3025 config PCI_DOMAINS
2760 def_bool y !! 3026 bool
2761 depends on APM <<
2762 3027
2763 menuconfig APM !! 3028 config PCI_DOMAINS_GENERIC
2764 tristate "APM (Advanced Power Managem !! 3029 bool
2765 depends on X86_32 && PM_SLEEP <<
2766 help <<
2767 APM is a BIOS specification for sav <<
2768 techniques. This is mostly useful f <<
2769 APM compliant BIOSes. If you say Y <<
2770 reset after a RESUME operation, the <<
2771 battery status information, and use <<
2772 notification of APM "events" (e.g. <<
2773 <<
2774 If you select "Y" here, you can dis <<
2775 BIOS by passing the "apm=off" optio <<
2776 <<
2777 Note that the APM support is almost <<
2778 machines with more than one CPU. <<
2779 <<
2780 In order to use APM, you will need <<
2781 and more information, read <file:Do <<
2782 and the Battery Powered Linux mini- <<
2783 <http://www.tldp.org/docs.html#howt <<
2784 3030
2785 This driver does not spin down disk !! 3031 config PCI_DRIVERS_GENERIC
2786 manpage ("man 8 hdparm") for that), !! 3032 select PCI_DOMAINS_GENERIC if PCI_DOMAINS
2787 VESA-compliant "green" monitors. !! 3033 bool
2788 <<
2789 This driver does not support the TI <<
2790 486/DX4/75 because they don't have <<
2791 desktop machines also don't have co <<
2792 may cause those machines to panic d <<
2793 <<
2794 Generally, if you don't have a batt <<
2795 much point in using this driver and <<
2796 random kernel OOPSes or reboots tha <<
2797 anything, try disabling/enabling th <<
2798 APM in your BIOS). <<
2799 <<
2800 Some other things you should try wh <<
2801 "weird" problems: <<
2802 <<
2803 1) make sure that you have enough s <<
2804 enabled. <<
2805 2) pass the "idle=poll" option to t <<
2806 3) switch on floating point emulati <<
2807 the "no387" option to the kernel <<
2808 4) pass the "floppy=nodma" option t <<
2809 5) pass the "mem=4M" option to the <<
2810 all but the first 4 MB of RAM) <<
2811 6) make sure that the CPU is not ov <<
2812 7) read the sig11 FAQ at <http://ww <<
2813 8) disable the cache from your BIOS <<
2814 9) install a fan for the video card <<
2815 10) install a better fan for the CP <<
2816 11) exchange RAM chips <<
2817 12) exchange the motherboard. <<
2818 <<
2819 To compile this driver as a module, <<
2820 module will be called apm. <<
2821 <<
2822 if APM <<
2823 <<
2824 config APM_IGNORE_USER_SUSPEND <<
2825 bool "Ignore USER SUSPEND" <<
2826 help <<
2827 This option will ignore USER SUSPEN <<
2828 compliant APM BIOS, you want to say <<
2829 series notebooks, it is necessary t <<
2830 <<
2831 config APM_DO_ENABLE <<
2832 bool "Enable PM at boot time" <<
2833 help <<
2834 Enable APM features at boot time. F <<
2835 specification: "When disabled, the <<
2836 power manage devices, enter the Sta <<
2837 State, or take power saving steps i <<
2838 This driver will make CPU Idle call <<
2839 feature is turned off -- see "Do CP <<
2840 should always save battery power, b <<
2841 will be dependent on your BIOS impl <<
2842 this option off if your computer ha <<
2843 support, or if it beeps continuousl <<
2844 this off if you have a NEC UltraLit <<
2845 T400CDT. This is off by default sin <<
2846 this feature. <<
2847 <<
2848 config APM_CPU_IDLE <<
2849 depends on CPU_IDLE <<
2850 bool "Make CPU Idle calls when idle" <<
2851 help <<
2852 Enable calls to APM CPU Idle/CPU Bu <<
2853 On some machines, this can activate <<
2854 a slowed CPU clock rate, when the m <<
2855 are made after the idle loop has ru <<
2856 333 mS). On some machines, this wil <<
2857 whenever the CPU becomes idle. (On <<
2858 this option does nothing.) <<
2859 <<
2860 config APM_DISPLAY_BLANK <<
2861 bool "Enable console blanking using A <<
2862 help <<
2863 Enable console blanking using the A <<
2864 turn off the LCD backlight when the <<
2865 virtual console blanks the screen. <<
2866 the virtual console screen blanker, <<
2867 when using the X Window system. Thi <<
2868 do with your VESA-compliant power-s <<
2869 option doesn't work for all laptops <<
2870 backlight at all, or it might print <<
2871 especially if you are using gpm. <<
2872 <<
2873 config APM_ALLOW_INTS <<
2874 bool "Allow interrupts during APM BIO <<
2875 help <<
2876 Normally we disable external interr <<
2877 the APM BIOS as a measure to lessen <<
2878 BIOS implementation. The BIOS shou <<
2879 needs to. Unfortunately, some BIOS <<
2880 many of the newer IBM Thinkpads. I <<
2881 suspend, try setting this to Y. Ot <<
2882 3034
2883 endif # APM !! 3035 config PCI_DRIVERS_LEGACY
>> 3036 def_bool !PCI_DRIVERS_GENERIC
>> 3037 select NO_GENERIC_PCI_IOPORT_MAP
2884 3038
2885 source "drivers/cpufreq/Kconfig" !! 3039 source "drivers/pci/Kconfig"
2886 3040
2887 source "drivers/cpuidle/Kconfig" !! 3041 #
>> 3042 # ISA support is now enabled via select. Too many systems still have the one
>> 3043 # or other ISA chip on the board that users don't know about so don't expect
>> 3044 # users to choose the right thing ...
>> 3045 #
>> 3046 config ISA
>> 3047 bool
2888 3048
2889 source "drivers/idle/Kconfig" !! 3049 config EISA
>> 3050 bool "EISA support"
>> 3051 depends on HW_HAS_EISA
>> 3052 select ISA
>> 3053 select GENERIC_ISA_DMA
>> 3054 ---help---
>> 3055 The Extended Industry Standard Architecture (EISA) bus was
>> 3056 developed as an open alternative to the IBM MicroChannel bus.
>> 3057
>> 3058 The EISA bus provided some of the features of the IBM MicroChannel
>> 3059 bus while maintaining backward compatibility with cards made for
>> 3060 the older ISA bus. The EISA bus saw limited use between 1988 and
>> 3061 1995 when it was made obsolete by the PCI bus.
>> 3062
>> 3063 Say Y here if you are building a kernel for an EISA-based machine.
>> 3064
>> 3065 Otherwise, say N.
>> 3066
>> 3067 source "drivers/eisa/Kconfig"
>> 3068
>> 3069 config TC
>> 3070 bool "TURBOchannel support"
>> 3071 depends on MACH_DECSTATION
>> 3072 help
>> 3073 TURBOchannel is a DEC (now Compaq (now HP)) bus for Alpha and MIPS
>> 3074 processors. TURBOchannel programming specifications are available
>> 3075 at:
>> 3076 <ftp://ftp.hp.com/pub/alphaserver/archive/triadd/>
>> 3077 and:
>> 3078 <http://www.computer-refuge.org/classiccmp/ftp.digital.com/pub/DEC/TriAdd/>
>> 3079 Linux driver support status is documented at:
>> 3080 <http://www.linux-mips.org/wiki/DECstation>
2890 3081
2891 endmenu !! 3082 config MMU
>> 3083 bool
>> 3084 default y
2892 3085
2893 menu "Bus options (PCI etc.)" !! 3086 config I8253
>> 3087 bool
>> 3088 select CLKSRC_I8253
>> 3089 select CLKEVT_I8253
>> 3090 select MIPS_EXTERNAL_TIMER
2894 3091
2895 choice !! 3092 config ZONE_DMA
2896 prompt "PCI access mode" !! 3093 bool
2897 depends on X86_32 && PCI <<
2898 default PCI_GOANY <<
2899 help <<
2900 On PCI systems, the BIOS can be use <<
2901 determine their configuration. Howe <<
2902 have BIOS bugs and may crash if thi <<
2903 PCI-based systems don't have any BI <<
2904 detect the PCI hardware directly wi <<
2905 <<
2906 With this option, you can specify h <<
2907 PCI devices. If you choose "BIOS", <<
2908 if you choose "Direct", the BIOS wo <<
2909 choose "MMConfig", then PCI Express <<
2910 If you choose "Any", the kernel wil <<
2911 direct access method and falls back <<
2912 work. If unsure, go with the defaul <<
2913 <<
2914 config PCI_GOBIOS <<
2915 bool "BIOS" <<
2916 <<
2917 config PCI_GOMMCONFIG <<
2918 bool "MMConfig" <<
2919 <<
2920 config PCI_GODIRECT <<
2921 bool "Direct" <<
2922 <<
2923 config PCI_GOOLPC <<
2924 bool "OLPC XO-1" <<
2925 depends on OLPC <<
2926 3094
2927 config PCI_GOANY !! 3095 config ZONE_DMA32
2928 bool "Any" !! 3096 bool
2929 3097
2930 endchoice !! 3098 source "drivers/pcmcia/Kconfig"
2931 3099
2932 config PCI_BIOS !! 3100 config RAPIDIO
2933 def_bool y !! 3101 tristate "RapidIO support"
2934 depends on X86_32 && PCI && (PCI_GOBI !! 3102 depends on PCI
>> 3103 default n
>> 3104 help
>> 3105 If you say Y here, the kernel will include drivers and
>> 3106 infrastructure code to support RapidIO interconnect devices.
2935 3107
2936 # x86-64 doesn't support PCI BIOS access from !! 3108 source "drivers/rapidio/Kconfig"
2937 config PCI_DIRECT <<
2938 def_bool y <<
2939 depends on PCI && (X86_64 || (PCI_GOD <<
2940 3109
2941 config PCI_MMCONFIG !! 3110 endmenu
2942 bool "Support mmconfig PCI config spa <<
2943 default y <<
2944 depends on PCI && (ACPI || JAILHOUSE_ <<
2945 depends on X86_64 || (PCI_GOANY || PC <<
2946 3111
2947 config PCI_OLPC !! 3112 menu "Executable file formats"
2948 def_bool y <<
2949 depends on PCI && OLPC && (PCI_GOOLPC <<
2950 3113
2951 config PCI_XEN !! 3114 source "fs/Kconfig.binfmt"
2952 def_bool y <<
2953 depends on PCI && XEN <<
2954 3115
2955 config MMCONF_FAM10H !! 3116 config TRAD_SIGNALS
2956 def_bool y !! 3117 bool
2957 depends on X86_64 && PCI_MMCONFIG && <<
2958 3118
2959 config PCI_CNB20LE_QUIRK !! 3119 config MIPS32_COMPAT
2960 bool "Read CNB20LE Host Bridge Window !! 3120 bool
2961 depends on PCI <<
2962 help <<
2963 Read the PCI windows out of the CNB <<
2964 PCI hotplug to work on systems with <<
2965 not have ACPI. <<
2966 <<
2967 There's no public spec for this chi <<
2968 is known to be incomplete. <<
2969 <<
2970 You should say N unless you know yo <<
2971 <<
2972 config ISA_BUS <<
2973 bool "ISA bus support on modern syste <<
2974 help <<
2975 Expose ISA bus device drivers and o <<
2976 configuration. Enable this option i <<
2977 bus. ISA is an older system, displa <<
2978 architectures -- if your target mac <<
2979 not have an ISA bus. <<
2980 3121
2981 If unsure, say N. !! 3122 config COMPAT
>> 3123 bool
2982 3124
2983 # x86_64 have no ISA slots, but can have ISA- !! 3125 config SYSVIPC_COMPAT
2984 config ISA_DMA_API !! 3126 bool
2985 bool "ISA-style DMA support" if (X86_ <<
2986 default y <<
2987 help <<
2988 Enables ISA-style DMA support for d <<
2989 If unsure, say Y. <<
2990 3127
2991 if X86_32 !! 3128 config MIPS32_O32
>> 3129 bool "Kernel support for o32 binaries"
>> 3130 depends on 64BIT
>> 3131 select ARCH_WANT_OLD_COMPAT_IPC
>> 3132 select COMPAT
>> 3133 select MIPS32_COMPAT
>> 3134 select SYSVIPC_COMPAT if SYSVIPC
>> 3135 help
>> 3136 Select this option if you want to run o32 binaries. These are pure
>> 3137 32-bit binaries as used by the 32-bit Linux/MIPS port. Most of
>> 3138 existing binaries are in this format.
2992 3139
2993 config ISA !! 3140 If unsure, say Y.
2994 bool "ISA support" <<
2995 help <<
2996 Find out whether you have ISA slots <<
2997 name of a bus system, i.e. the way <<
2998 inside your box. Other bus systems <<
2999 (MCA) or VESA. ISA is an older sys <<
3000 newer boards don't support it. If <<
3001 <<
3002 config SCx200 <<
3003 tristate "NatSemi SCx200 support" <<
3004 help <<
3005 This provides basic support for Nat <<
3006 (now AMD's) Geode processors. The <<
3007 PCI-IDs of several on-chip devices, <<
3008 for other scx200_* drivers. <<
3009 <<
3010 If compiled as a module, the driver <<
3011 <<
3012 config SCx200HR_TIMER <<
3013 tristate "NatSemi SCx200 27MHz High-R <<
3014 depends on SCx200 <<
3015 default y <<
3016 help <<
3017 This driver provides a clocksource <<
3018 27MHz high-resolution timer. Its a <<
3019 NSC Geode SC-1100's buggy TSC, whic <<
3020 processor goes idle (as is done by <<
3021 other workaround is idle=poll boot <<
3022 <<
3023 config OLPC <<
3024 bool "One Laptop Per Child support" <<
3025 depends on !X86_PAE <<
3026 select GPIOLIB <<
3027 select OF <<
3028 select OF_PROMTREE <<
3029 select IRQ_DOMAIN <<
3030 select OLPC_EC <<
3031 help <<
3032 Add support for detecting the uniqu <<
3033 XO hardware. <<
3034 3141
3035 config OLPC_XO1_PM !! 3142 config MIPS32_N32
3036 bool "OLPC XO-1 Power Management" !! 3143 bool "Kernel support for n32 binaries"
3037 depends on OLPC && MFD_CS5535=y && PM !! 3144 depends on 64BIT
3038 help !! 3145 select ARCH_WANT_COMPAT_IPC_PARSE_VERSION
3039 Add support for poweroff and suspen !! 3146 select COMPAT
>> 3147 select MIPS32_COMPAT
>> 3148 select SYSVIPC_COMPAT if SYSVIPC
>> 3149 help
>> 3150 Select this option if you want to run n32 binaries. These are
>> 3151 64-bit binaries using 32-bit quantities for addressing and certain
>> 3152 data that would normally be 64-bit. They are used in special
>> 3153 cases.
3040 3154
3041 config OLPC_XO1_RTC !! 3155 If unsure, say N.
3042 bool "OLPC XO-1 Real Time Clock" <<
3043 depends on OLPC_XO1_PM && RTC_DRV_CMO <<
3044 help <<
3045 Add support for the XO-1 real time <<
3046 programmable wakeup source. <<
3047 3156
3048 config OLPC_XO1_SCI !! 3157 config BINFMT_ELF32
3049 bool "OLPC XO-1 SCI extras" !! 3158 bool
3050 depends on OLPC && OLPC_XO1_PM && GPI !! 3159 default y if MIPS32_O32 || MIPS32_N32
3051 depends on INPUT=y !! 3160 select ELFCORE
3052 select POWER_SUPPLY <<
3053 help <<
3054 Add support for SCI-based features <<
3055 - EC-driven system wakeups <<
3056 - Power button <<
3057 - Ebook switch <<
3058 - Lid switch <<
3059 - AC adapter status updates <<
3060 - Battery status updates <<
3061 3161
3062 config OLPC_XO15_SCI !! 3162 endmenu
3063 bool "OLPC XO-1.5 SCI extras" <<
3064 depends on OLPC && ACPI <<
3065 select POWER_SUPPLY <<
3066 help <<
3067 Add support for SCI-based features <<
3068 - EC-driven system wakeups <<
3069 - AC adapter status updates <<
3070 - Battery status updates <<
3071 3163
3072 config GEODE_COMMON !! 3164 menu "Power management options"
3073 bool <<
3074 3165
3075 config ALIX !! 3166 config ARCH_HIBERNATION_POSSIBLE
3076 bool "PCEngines ALIX System Support ( !! 3167 def_bool y
3077 select GPIOLIB !! 3168 depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP
3078 select GEODE_COMMON <<
3079 help <<
3080 This option enables system support <<
3081 At present this just sets up LEDs f <<
3082 ALIX2/3/6 boards. However, other s <<
3083 get added here. <<
3084 3169
3085 Note: You must still enable the dri !! 3170 config ARCH_SUSPEND_POSSIBLE
3086 (GPIO_CS5535 & LEDS_GPIO) to actual !! 3171 def_bool y
>> 3172 depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP
3087 3173
3088 Note: You have to set alix.force=1 !! 3174 source "kernel/power/Kconfig"
3089 3175
3090 config NET5501 !! 3176 endmenu
3091 bool "Soekris Engineering net5501 Sys <<
3092 select GPIOLIB <<
3093 select GEODE_COMMON <<
3094 help <<
3095 This option enables system support <<
3096 3177
3097 config GEOS !! 3178 config MIPS_EXTERNAL_TIMER
3098 bool "Traverse Technologies GEOS Syst !! 3179 bool
3099 select GPIOLIB <<
3100 select GEODE_COMMON <<
3101 depends on DMI <<
3102 help <<
3103 This option enables system support <<
3104 3180
3105 config TS5500 !! 3181 menu "CPU Power Management"
3106 bool "Technologic Systems TS-5500 pla <<
3107 depends on MELAN <<
3108 select CHECK_SIGNATURE <<
3109 select NEW_LEDS <<
3110 select LEDS_CLASS <<
3111 help <<
3112 This option enables system support <<
3113 3182
3114 endif # X86_32 !! 3183 if CPU_SUPPORTS_CPUFREQ && MIPS_EXTERNAL_TIMER
>> 3184 source "drivers/cpufreq/Kconfig"
>> 3185 endif
3115 3186
3116 config AMD_NB !! 3187 source "drivers/cpuidle/Kconfig"
3117 def_bool y <<
3118 depends on CPU_SUP_AMD && PCI <<
3119 3188
3120 endmenu 3189 endmenu
3121 3190
3122 menu "Binary Emulations" !! 3191 source "net/Kconfig"
3123 3192
3124 config IA32_EMULATION !! 3193 source "drivers/Kconfig"
3125 bool "IA32 Emulation" <<
3126 depends on X86_64 <<
3127 select ARCH_WANT_OLD_COMPAT_IPC <<
3128 select BINFMT_ELF <<
3129 select COMPAT_OLD_SIGACTION <<
3130 help <<
3131 Include code to run legacy 32-bit p <<
3132 64-bit kernel. You should likely tu <<
3133 100% sure that you don't have any 3 <<
3134 3194
3135 config IA32_EMULATION_DEFAULT_DISABLED !! 3195 source "drivers/firmware/Kconfig"
3136 bool "IA32 emulation disabled by defa <<
3137 default n <<
3138 depends on IA32_EMULATION <<
3139 help <<
3140 Make IA32 emulation disabled by def <<
3141 processes and access to 32-bit sysc <<
3142 default value. <<
3143 <<
3144 config X86_X32_ABI <<
3145 bool "x32 ABI for 64-bit mode" <<
3146 depends on X86_64 <<
3147 # llvm-objcopy does not convert x86_6 <<
3148 # compressed debug sections to x86_x3 <<
3149 # https://github.com/ClangBuiltLinux/ <<
3150 # https://github.com/ClangBuiltLinux/ <<
3151 depends on $(success,$(OBJCOPY) --ver <<
3152 help <<
3153 Include code to run binaries for th <<
3154 for 64-bit processors. An x32 proc <<
3155 full 64-bit register file and wide <<
3156 pointers at 32 bits for smaller mem <<
3157 3196
3158 config COMPAT_32 !! 3197 source "fs/Kconfig"
3159 def_bool y <<
3160 depends on IA32_EMULATION || X86_32 <<
3161 select HAVE_UID16 <<
3162 select OLD_SIGSUSPEND3 <<
3163 3198
3164 config COMPAT !! 3199 source "arch/mips/Kconfig.debug"
3165 def_bool y <<
3166 depends on IA32_EMULATION || X86_X32_ <<
3167 <<
3168 config COMPAT_FOR_U64_ALIGNMENT <<
3169 def_bool y <<
3170 depends on COMPAT <<
3171 3200
3172 endmenu !! 3201 source "security/Kconfig"
3173 3202
3174 config HAVE_ATOMIC_IOMAP !! 3203 source "crypto/Kconfig"
3175 def_bool y <<
3176 depends on X86_32 <<
3177 3204
3178 source "arch/x86/kvm/Kconfig" !! 3205 source "lib/Kconfig"
3179 3206
3180 source "arch/x86/Kconfig.assembler" !! 3207 source "arch/mips/kvm/Kconfig"
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.